ADS7842EB

® ADS 784 2 ADS7842 For most current data sheet and other product information, visit www.burr-brown.com 12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES q SINGLE SUPPLY: 2.7V to 5V q 4-CHANNEL INPUT MULTIPLEXER q UP TO 200kHz SAMPLING RATE q FULL 12-BIT PARALLEL INTERFACE q ±1 LSB INL AND DNL q GUARANTEED NO MISSING CODES q 72dB SINAD q LOW POWER: 2mW q SSOP-28 PACKAGE DESCRIPTION The ADS7842 is a complete, 4-channel, 12-bit analogto-digital converter (ADC). It contains a 12-bit, capacitor-based, SAR A/D with a sample-and-hold amplifier, interface for microprocessor use and parallel, three-state output drivers. The ADS7842 is specified at a 200kHz sampling rate while dissipating only 2mW of power. The reference voltage can be varied from 100mV to VCC with a corresponding LSB resolution from 24µV to 1.22mV. The ADS7842 is guaranteed down to 2.7V operation. Low power, high speed and an on-board multiplexer make the ADS7842 ideal for battery-operated systems such as portable, multi-channel dataloggers and measurement equipment. The ADS7842 is available in a SSOP-28 package and is guaranteed over the –40°C to +85°C temperature range. APPLICATIONS q DATA ACQUISITION q TEST AND MEASUREMENT q INDUSTRIAL PROCESS CONTROL q MEDICAL INSTRUMENTS q LABORATORY EQUIPMENT A0 A1 SAR AIN0 AIN1 AIN2 CDAC AIN3 4-Channel MUX ADS7842 Comparator VREF Output Latches and Three State Drivers Three State Parallel Data Bus CLK BUSY WR CS RD International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132 © 1998 Burr-Brown Corporation PDS-1484B Printed in U.S.A. March, 2000 SPECIFICATIONS: +5V At TA = –40°C to +85°C, +VCC = +5V, VREF = +5V, f SAMPLE = 200kHz, and fCLK = 16 • fSAMPLE = 3.2MHz, unless otherwise noted. ADS7842E PARAMETER RESOLUTION ANALOG INPUT Full-Scale Input Span Capacitance Leakage Current SYSTEM PERFORMANCE No Missing Codes Integral Linearity Error Differential Linearity Error Offset Error Offset Error Match Gain Error Gain Error Match Noise Power Supply Rejection SAMPLING DYNAMICS Conversion Time Acquisition Time Throughput Rate Multiplexer Settling Time Aperture Delay Aperture Jitter DYNAMIC CHARACTERISTICS Total Harmonic Distortion(2) Signal-to-(Noise + Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation REFERENCE INPUT Range Resistance Input Current VIN VIN VIN VIN = = = = 5Vp-p 5Vp-p 5Vp-p 5Vp-p at at at at 10kHz 10kHz 10kHz 50kHz 0 25 ±1 12 ±0.8 0.15 0.1 30 70 ±2 ±3 1.0 ±4 1.0 T ±0.5 T T T T ±1 ±1 T T ±3 T CONDITIONS MIN TYP MAX 12 VREF T T T MIN ADS7842EB TYP MAX T T UNITS Bits V pF µA Bits LSB(1) LSB LSB LSB LSB LSB µVrms dB Clk Cycles Clk Cycles kHz ns ns ps dB dB dB dB V GΩ µA µA µA 12 3 200 500 30 100 –78 71 79 120 –72 70 76 T T T –80 72 81 T T T T –76 68 72 0.1 DCLK Static f SAMPLE = 12.5kHz DCLK Static 5 40 2.5 0.001 CMOS | IIH | ≤ +5µA | IIL | ≤ +5µA IOH = –250µA IOL = 250µA 3.0 –0.3 3.5 Straight Binary 0.2 Specified Performance f SAMPLE = 12.5kHz Power-Down Mode(3), CS = +V CC 4.75 550 300 +VCC 100 3 T T T T T T T T T DIGITAL INPUT/OUTPUT Logic Family Logic Levels VIH VIL VOH VOL Data Format External Clock POWER SUPPLY REQUIREMENTS +VCC Quiescent Current 5.5 +0.8 0.4 T T T T T T T V V V V MHz V µA µA µA mW °C 8 5.25 900 3 4.5 T T T T T T T T T Power Dissipation TEMPERATURE RANGE Specified Performance T Same specifications as ADS7842E. –40 +85 T T NOTE: (1) LSB means Least Significant Bit. With VREF equal to +5.0V, one LSB is 1.22mV. (2) First five harmonics of the test frequency. (3) Power-down mode at end of conversion when WR, CS, and BUSY conditions have all been met. Refer to Table III of this data sheet. The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems. ® ADS7842 2 SPECIFICATION: +2.7V At TA = –40°C to +85°C, +VCC = +2.7V, VREF = +2.5V, fSAMPLE = 125kHz, and fCLK = 16 • fSAMPLE = 2MHz, unless otherwise noted. ADS7842E PARAMETER RESOLUTION ANALOG INPUT Full-Scale Input Span Capacitance Leakage Current SYSTEM PERFORMANCE No Missing Codes Integral Linearity Error Differential Linearity Error Offset Error Offset Error Match Gain Error Gain Error Match Noise Power Supply Rejection SAMPLING DYNAMICS Conversion Time Acquisition Time Throughput Rate Multiplexer Settling Time Aperture Delay Aperture Jitter DYNAMIC CHARACTERISTICS Total Harmonic Distortion(2) Signal-to-(Noise + Distortion) Spurious Free Dynamic Range Channel-to-Channel Isolation REFERENCE INPUT Range Resistance Input Current VIN VIN VIN VIN = = = = 2.5Vp-p 2.5Vp-p 2.5Vp-p 2.5Vp-p at at at at 10kHz 10kHz 10kHz 50kHz 0 25 ±1 12 ±0.8 0.15 0.1 30 70 ±2 ±5 1.0 ±4 1.0 T ±0.5 T T T T ±1 ±1 T T ±3 T CONDITIONS MIN TYP MAX 12 VREF T T T MIN ADS7842EB TYP MAX T T UNITS Bits V pF µA Bits LSB (1) LSB LSB LSB LSB LSB µVrms dB Clk Cycles Clk Cycles kHz ns ns ps dB dB dB dB V GΩ µA µA µA 12 3 125 500 30 100 –77 71 78 100 –70 70 76 T T T –79 72 80 T T T T –74 68 72 0.1 DCLK Static fSAMPLE = 12.5kHz DCLK Static 5 13 2.5 0.001 CMOS | IIH | ≤ +5µA | IIL | ≤ +5µA IOH = –250µA IOL = 250 µA +VCC • 0.7 –0.3 +VCC • 0.8 Straight Binary 0.2 Specified Performance fSAMPLE = 12.5kHz Power-Down Mode(3), CS = +V CC 2.7 280 220 +VCC 40 3 T T T T T T T T T DIGITAL INPUT/OUTPUT Logic Family Logic Levels VIH VIL VOH VOL Data Format External Clock POWER SUPPLY REQUIREMENTS +VCC Quiescent Current 5.5 +0.8 0.4 T T T T T T T V V V V MHz V µA µA µA mW °C 8 3.6 650 3 1.8 T T T T T T T T T Power Dissipation TEMPERATURE RANGE Specified Performance T Same specifications as ADS7842E. –40 +85 T T NOTE: (1) LSB means Least Significant Bit. With VREF equal to +2.5V, one LSB is 610mV. (2) First five harmonics of the test frequency. (3) Power-down mode at end of conversion when WR, CS, and BUSY conditions have all been met. Refer to Table III of this data sheet. ® 3 ADS7842 PIN CONFIGURATION Top View SSOP PIN DESCRIPTIONS PIN 1 NAME AIN0 AIN1 AIN2 AIN3 VREF AGND DB11 DB10 DB9 DB8 DB7 DB6 DB5 DGND DB4 DB3 DB2 DB1 DB0 RD CS DESCRIPTION Analog Input Channel 0 Analog Input Channel 1 Analog Input Channel 2 Analog Input Channel 3 Voltage Reference Input. See Specifications Tables for ranges. Analog Ground Data Bit 11 (MSB) Data Bit 10 Data Bit 9 Data Bit 8 Data Bit 7 Data Bit 6 Data Bit 5 Digital Ground Data Bit 4 Data Bit 3 Data Bit 2 Data Bit 1 Data Bit 0 (LSB) Read Input. Active LOW. Reads the data outputs in combination with CS. Chip Select Input. Active LOW. The combination of CS taken LOW and WR taken LOW initiates a new conversion and places the outputs in the tri-state mode. Write Input. Active LOW. Starts a new conversion and selects an analog channel via address inputs A0 and A1, in combination with CS. BUSY goes LOW and stays LOW during a conversion. BUSY rises when a conversion is complete and enables the parallel outputs. External Clock Input. The clock speed determines the conversion rate by the equation fCLK = 16 • fSAMPLE. Address Inputs. Selects one of four analog input channels in combination with CS and WR. The address inputs are latched on the rising edge of either RD or WR. A0 0 0 1 1 27 28 VDIG VANA A1 0 1 0 1 Channel Selected AIN0 AIN1 AIN2 AIN3 AIN0 AIN1 AIN2 AIN3 VREF AGND DB11 DB10 DB9 1 2 3 4 5 6 7 8 8 ADS7842E 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VANA VDIG A1 A0 CLK BUSY WR CS RD DB0 DB1 DB2 DB3 DB4 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 DB8 10 DB7 11 DB6 12 DB5 13 DGND 14 ABSOLUTE MAXIMUM RATINGS(1) +VCC to GND ........................................................................ –0.3V to +6V Analog Inputs to GND ............................................ –0.3V to +VCC + 0.3V Digital Inputs to GND ........................................................... –0.3V to +6V Power Dissipation .......................................................................... 250mW Maximum Junction Temperature ................................................... +150°C Operating Temperature Range ........................................ –40°C to +85°C Storage Temperature Range ......................................... –65°C to +150°C Lead Temperature (soldering, 10s) ............................................... +300°C NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. 22 WR 23 BUSY 24 25, 26 CLK A0, A1 ELECTROSTATIC DISCHARGE SENSITIVITY This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION MINIMUM RELATIVE ACCURACY (LSB) ±2 " ±1 " SPECIFICATION TEMPERATURE RANGE –40°C to +85°C " –40°C to +85°C " Digital Supply Input. Nominally +5V. Analog Supply Input. Nominally +5V. PRODUCT ADS7842E " ADS7842EB " SINAD (dB) 68 " 70 " PACKAGE SSOP-28 " SSOP-28 " PACKAGE DRAWING NUMBER 324 " 324 " ORDERING NUMBER(1) ADS7842E ADS7842E/1K ADS7842EB ADS7842EB/1K TRANSPORT MEDIA Rails Tape and Reel Rails Tape and Reel NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of “ADS7842E/1K” will get a single 1000-piece Tape and Reel. ® ADS7842 4 TYPICAL PERFORMANCE CURVES: +5V At TA = +25°C, +VCC = +5V, VREF = +5V, fSAMPLE = 200kHz, and fCLK = 16 • fSAMPLE = 3.2MHz, unless otherwise noted. FREQUENCY SPECTRUM (4096 Point FFT; fIN = 1,123Hz, –0.2dB) 0 –20 0 –20 FREQUENCY SPECTRUM (4096 Point FFT; fIN = 10.3kHz, –0.2dB) Amplitude (dB) Amplitude (dB) –40 –60 –80 –100 –120 0 25 50 Frequency (kHz) 75 100 –40 –60 –80 –100 –120 0 25 50 Frequency (kHz) 75 100 SIGNAL-TO-NOISE RATIO AND SIGNAL-TO(NOISE+DISTORTION) vs INPUT FREQUENCY 74 SNR 73 SPURIOUS FREE DYNAMIC RANGE AND TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY 85 SFDR 80 SFDR (dB) –85 SNR and SINAD (dB) –80 THD (dB) ® 72 SINAD 71 70 75 THD –75 70 69 68 1 10 Input Frequency (kHz) 100 –70 65 1 10 Input Frequency (kHz) –65 100 EFFECTIVE NUMBER OF BITS vs INPUT FREQUENCY 12.0 CHANGE IN SIGNAL-TO-(NOISE+DISTORTION) vs TEMPERATURE 0.6 0.4 Delta from +25°C (dB) 0.2 0.0 –0.2 –0.4 fIN = 10kHz, –0.2dB –0.6 Effective Number of Bits 11.8 11.6 11.4 11.2 11.0 1 10 Input Frequency (kHz) 100 –40 –20 0 20 40 60 80 100 Temperature (°C) 5 ADS7842 TYPICAL PERFORMANCE CURVES: +2.7V At TA = +25°C, +VCC = +2.7V, VREF = +2.5V, fSAMPLE = 125kHz, and fCLK = 16 • fSAMPLE = 2MHz, unless otherwise noted. FREQUENCY SPECTRUM (4096 Point FFT; fIN = 10.6kHz, –0.2dB) 0 –20 FREQUENCY SPECTRUM (4096 Point FFT; fIN = 1,129Hz, –0.2dB) 0 –20 Amplitude (dB) Amplitude (dB) 0 15.6 31.3 Frequency (kHz) 46.9 62.5 –40 –60 –80 –100 –120 –40 –60 –80 –100 –120 0 15.6 31.3 Frequency (kHz) 46.9 62.5 SIGNAL-TO-NOISE RATIO AND SIGNAL-TO(NOISE+DISTORTION) vs INPUT FREQUENCY 78 SNR 74 SNR and SINAD (dB) 70 90 85 SPURIOUS FREE DYNAMIC RANGE AND TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY –90 –85 SFDR 80 –80 –75 –70 THD 65 60 –65 –60 –55 –50 1 10 Input Frequency (kHz) 100 75 70 SFDR (dB) 66 SINAD 62 58 54 1 10 Input Frequency (kHz) 100 55 50 EFFECTIVE NUMBER OF BITS vs INPUT FREQUENCY 12.0 11.5 Effective Number of Bits CHANGE IN SIGNAL-TO-(NOISE+DISTORTION) vs TEMPERATURE 0.4 fIN = 10kHz, –0.2dB 0.2 Delta from +25°C (dB) 0.0 –0.2 –0.4 –0.6 –0.8 11.0 10.5 10.0 9.5 9.0 1 10 Input Frequency (kHz) 100 –40 –20 0 20 40 60 80 100 Temperature (˚C) ® ADS7842 6 THD (dB) TYPICAL PERFORMANCE CURVES: +2.7V (Cont.) At TA = +25°C, +VCC = +2.7V, VREF = +2.5V, fSAMPLE = 125kHz, and fCLK = 16 • fSAMPLE = 2MHz, unless otherwise noted. SUPPLY CURRENT vs TEMPERATURE 400 350 Supply Current (µA) 300 250 200 150 100 –40 –20 0 20 40 60 80 100 Temperature (°C) Supply Current (nA) POWER DOWN SUPPLY CURRENT vs TEMPERATURE 140 120 100 80 60 40 20 –40 –20 0 20 40 60 80 100 Temperature (°C) INTEGRAL LINEARITY ERROR vs CODE 1.00 0.75 0.50 ILE (LSB) 1.00 0.75 0.50 DIFFERENTIAL LINEARITY ERROR vs CODE 0.25 0.00 –0.25 –0.50 –0.75 –1.00 000H DLE (LSB) 800H Output Code FFFH 0.25 0.00 –0.25 –0.50 –0.75 –1.00 000H 800H Output Code FFFH CHANGE IN GAIN vs TEMPERATURE 0.15 0.10 CHANGE IN OFFSET vs TEMPERATURE 0.6 0.4 Delta from +25°C (LSB) Delta from +25°C (LSB) 0.05 0.00 –0.05 –0.10 –0.15 –40 –20 0 20 40 60 80 100 Temperature (°C) 0.2 0.0 –0.2 –0.4 –0.6 –40 –20 0 20 40 60 80 100 Temperature (°C) ® 7 ADS7842 TYPICAL PERFORMANCE CURVES: +2.7V (Cont.) At TA = +25°C, +VCC = +2.7V, VREF = +2.5V, fSAMPLE = 125kHz, and fCLK = 16 • fSAMPLE = 2MHz, unless otherwise noted. REFERENCE CURRENT vs SAMPLE RATE 14 12 Reference Current (µA) 18 16 REFERENCE CURRENT vs TEMPERATURE 10 8 6 4 2 0 0 25 50 75 100 125 Sample Rate (kHz) Reference Current (µA) 14 12 10 8 6 –40 –20 0 20 40 60 80 100 Temperature (°C) SUPPLY CURRENT vs +VCC 320 300 Supply Current (µA) 1M MAXIMUM SAMPLE RATE vs +VCC Sample Rate (Hz) 280 260 240 220 200 180 2 fSAMPLE = 12.5kHz VREF = +VCC 100k 10k VREF = +VCC 1k 2.5 3 3.5 +VCC (V) 4 4.5 5 2 2.5 3 3.5 +VCC (V) 4 4.5 5 ® ADS7842 8 THEORY OF OPERATION The ADS7842 is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a 0.6µm CMOS process. The basic operation of the ADS7842 is shown in Figure 1. The device requires an external reference and an external clock. It operates from a single supply of 2.7V to 5.25V. The external reference can be any voltage between 100mV and +VCC. The value of the reference voltage directly sets the input range of the converter. The average reference input current depends on the conversion rate of the ADS7842. ANALOG INPUTS The ADS7842 features four, single-ended inputs. The input current into each analog input depends on input voltage and sampling rate. Essentially, the current into the device must charge the internal hold capacitor during the sample period. After this capacitance has fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance to a 12-bit settling level within the same period, which can be as little as 350ns in some operating modes. While the converter is in the hold mode, or after the sampling capacitor has been fully charged, the input impedance of the analog input is greater than 1GΩ. EXTERNAL CLOCK The ADS7842 requires an external clock to run the conversion process. This clock can vary between 200kHz (12.5kHz throughput) and 3.2MHz (200kHz throughput). The duty cycle of the clock is unimportant as long as the minimum HIGH and LOW times are at least 150ns and the clock period is at least 300ns. The minimum clock frequency is set by the leakage on the capacitors internal to the ADS7842. BASIC OPERATION Figure 1 shows the simple circuit required to operate the ADS7842 with Channel 0 selected. A conversion can be initiated by bringing the WR pin (pin 22) LOW for a minimum of 25ns. BUSY (pin 23) will output a LOW during the conversion process and rises only after the conversion is complete. The 12 bits of output data will be valid on pins 7-13 and 15-19 following the rising edge of BUSY. ADS7842 0V to VREF 1 2 3 4 +5V + 5 2.2µF 6 7 8 9 AIN0 AIN1 AIN2 AIN3 VREF AGND DB11 DB10 DB9 VANA 28 VDIG 27 A1 26 A0 25 CLK 24 BUSY 23 WR 22 CS 21 RD 20 DB0 19 DB1 18 DB2 17 DB3 16 DB4 15 Read Input 3.2MHz Clock BUSY Output Write Input + 0.1µF + +5V Analog Supply 10µF 10 DB8 11 DB7 12 DB6 13 DB5 14 DGND FIGURE 1. Basic Operation of the ADS7842. ® 9 ADS7842 STARTING A CONVERSION A conversion is initiated on the falling edge of the WR input, with valid signals on A0, A1, and CS. The ADS7842 will enter the conversion mode on the first rising edge of the external clock following the WR pin going LOW. The ADS7842 will start the conversion on the 1st clock cycle. The MSB will be approximated by the Capacitive Digital-toAnalog Converter (CDAC) on the 1st clock cycle, the 2nd MSB on the 2nd cycle, and so on until the LSB has been decided on the 12th clock cycle. The BUSY output will go LOW 20ns after the falling edge of the WR pin. The BUSY output will return HIGH just after the ADS7842 has finished a conversion and the data will be valid on pins 7 - 13, 15 - 19. The rising edge of BUSY can be used to latch the data. It is recommended that the data be read immediately after each conversion. The switching noise of the asynchronous data transfer can cause digital feedthrough degrading the converter’s performance. See Figure 2. READING DATA Data from the ADS7842 will appear at pins 7 - 13 and 15 - 19. The MSB will output on pin 7 while the LSB will output on pin 19. The outputs are coded in Straight Binary (with 0V = 000Hand V REF = F FF H, see Table IV). Following a conversion, the BUSY pin will go HIGH. After BUSY goes HIGH, the CS and RD pins may be brought LOW to enable the 12-bit output bus. CS and RD must be held LOW for at least 25ns seconds following BUSY HIGH. Data will be valid 25ns seconds after the falling edge of both CS and RD. The output data will remain valid for 25ns seconds following the rising edge of both CS and RD. See Figure 4 for the read cycle timing diagram. POWER-DOWN MODE The ADS7842 incorporates a unique method of placing the A/D in the power-down mode. Rather than adding an extra pin to the package, the A0 address pin is used in conjunction with the RD pin to place the device in power-down mode and also to ‘wake-up’ the A/D following power-down. In this shutdown mode, all analog and digital circuitry is turned off. The simplest way to place the ADS7842 in power-down mode is immediately following a conversion. After a conversion has been completed and the BUSY output has returned HIGH, CS and RD must be brought LOW for minimum of 25ns. While keeping CS LOW, RD is brought HIGH and the ADS7842 enters the power-down mode provided the A0 pin is HIGH (see Figure 5 and Table III). In order to ‘wake-up’ the device following power-down, A0 must be LOW when RD switches from LOW to HIGH a second time (see Figure 6). The typical supply current of the ADS7842 with a 5V supply and 200kHz sampling rate is 550µA. In the power-down mode the current is typically reduced to 3µA. SYMBOL tCONV tACQ tCKP tCKL t CKH t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 DESCRIPTION Conversion Time Acquisition Time Clock Period Clock LOW Clock HIGH CS to WR/RD Setup Time Address to CS Hold Time CS LOW CLK to WR Setup Time CS to BUSY LOW CLK to WR LOW CLK to WR HIGH WR to CLK LOW Address Hold Time Address Setup Time BUSY to RD Delay CLK LOW to BUSY HIGH BUS Access BUS Relinquish Address to RD HIGH Address Hold Time RD HIGH to CLK LOW MIN TYP MAX UNITS 3.5 1.5 300 150 150 0 0 25 25 20 5 25 25 5 5 0 10 25 25 2 2 50 µs µs ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns TABLE I. Timing Specifications (+VCC = +2.7V to 3.6V, TA = –40°C to +85°C, CLOAD = 50pF). SYMBOL tCONV tACQ tCKP tCKL t CKH t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 DESCRIPTION Conversion Time Acquisition Time Clock Period Clock LOW Clock HIGH CS to WR/RD Setup Time Address to CS Hold Time CS LOW CLK to WR Setup Time CS to BUSY LOW CLK to WR LOW CLK to WR HIGH WR to CLK LOW Address Hold Time Address Setup Time BUSY to RD Delay CLK LOW to BUSY HIGH BUS Access BUS Relinquish Address to RD HIGH Address Hold Time RD HIGH to CLK LOW MIN TYP MAX UNITS 3.5 1.5 300 150 150 0 0 25 25 20 5 25 25 5 5 0 10 25 25 2 2 50 µs µs ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns TABLE II. Timing Specifications (+VCC = +4.75V to +5.25V, TA = –40°C to +85°C, CLOAD = 50pF). ® ADS7842 10 CS 0 0 RD WR X X BUSY 1 1 A0 1 0 A1 X X COMMENTS Power Down Mode Wake Up Mode DESCRIPTION Least Significant Bit (LSB) Full Scale Midscale Midscale –1LSB Zero Full Scale ANALOG INPUT 1.2207mV 4.99878V 2.5V 2.49878V 0V DIGITAL OUTPUT STRAIGHT BINARY BINARY CODE 1111 1000 0111 0000 1111 0000 1111 0000 1111 0000 1111 0000 HEX CODE FFF 800 7FF 000 means rising edge triggered. X = Don't care. TABLE III. Truth Table for Power Down and Wake Up Modes. Table IV. Ideal Input Voltages and Output Codes (VREF = 5V). CS Latching in Address for Next Channel WR Conversion CLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Sample 15 16 BUSY RD A0 A1 DB0-DB11 DATA VALID FIGURE 2. Normal Operation, 16 Clocks per Conversion. CS t1 WR t6 CLK tCKL t5 BUSY t10 A0, A1 N + 1(1) t9 t4 t8 t7 t3 t2 NOTE: (1) Addresses for next conversion (N + 1) latched in with rising edge of current WR (N). FIGURE 3. Initiating a Conversion. ® 11 ADS7842 CS t1 RD t3 CLK t12 t11 BUSY n–1 Conversion n To prevent PWD A0 must be 0 A0 t13 DB0-DB11 t14 n-1 DATA VALID NOTE: Internal register of current conversion updated 1/2 clock cycle prior to BUSY going HIGH. FIGURE 4. Read Timing Following a Conversion. CS t1 t3 RD t2 CLK t12 BUSY t15 A0 NOTE: Rising edge of RD while A0 = 1 initiates power down immediately. t16 t11 FIGURE 5. Entering Power-Down Using RD and A0. CS t1 t3 RD t2 A0 t15 t16 NOTE: Rising edge of 2nd RD while A0 = 0 places the ADS7842 in sample mode. FIGURE 6. Initiating Wake-Up Using RD and A0. ® ADS7842 12 REFERENCE INPUT The external reference sets the analog input range. The ADS7842 will operate with a reference in the range of 100mV to +VCC. There are several critical items concerning the reference input and its wide voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. Any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2 LSBs with a 2.5V reference, then it will typically be 10 LSBs with a 0.5V reference. In each case, the actual offset of the device is the same, 1.22mV. Likewise, the noise or uncertainty of the digitized output will increase with lower LSB size. With a reference voltage of 100mV, the LSB size is 24µV. This level is below the internal noise of the device. As a result, the digital output code will not be stable and vary around a mean value by a number of LSBs. The distribution of output codes will be gaussian and the noise can be reduced by simply averaging consecutive conversion results or applying a digital filter. With a lower reference voltage, care should be taken to provide a clean layout including adequate bypassing, a clean (low noise, low ripple) power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to nearby digital signals and electromagnetic interference. The voltage into the VREF input is not buffered and directly drives the capacitor digital-to-analog converter (CDAC) portion of the ADS7842. Typically, the input current is 13µA with a 2.5V reference. This value will vary by microamps depending on the result of the conversion. The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce overall current drain from the reference. Data Format The ADS7842 output data is in Straight Offset Binary format as shown in Table IV. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise. LAYOUT For optimum performance, care should be taken with the physical layout of the ADS7842 circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, during any single conversion for an n-bit SAR converter, there are n “windows” in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the DCLK input. With this in mind, power to the ADS7842 should be clean and well bypassed. A 0.1µF ceramic bypass capacitor should be placed as close to the device as possible. In addition, a 1µF to 10µF capacitor and a 5Ω or 10Ω series resistor may be used to lowpass filter a noisy supply. The reference should be similarly bypassed with a 0.1µF capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, make sure that it can drive the bypass capacitor without oscillation (the series resistor can help in this case). The ADS7842 draws very little current from the reference on average, but it does place larger demands on the reference circuitry over short periods of time (on each rising edge of CLK during a conversion). The ADS7842 architecture offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out as discussed in the previous paragraph, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove. The GND pin should be connected to a clean ground point. In many cases, this will be the “analog” ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry. ® 13 ADS7842