bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
2.5A, Dual-Input, Single Cell Switch Mode Li-Ion Battery Charger with Power Path
Management
Check for Samples: bq24165 , bq24166, bq24167
FEATURES
APPLICATIONS
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
High-Efficiency Switch Mode Charger with
Separate Power Path Control
– Make a GSM Call with a Deeply Discharged
Battery or No Battery
– Instantly Startup System from a Deeply
Discharged Battery or No Battery
Dual Input Charger
– 20V Input Rating, With Over-Voltage
Protection (OVP)
– 6.5V for USB Input
– 10.5V for IN Input
– Integrated FETs for Up to 2.5A Charge Rate
– Up to 2.5A from IN Input
– Up to 1.5A from USB Input
Highly Integrated Battery N-Channel MOSFET
Controller for Power Path Management
Safe and Accurate Battery Management
Functions
– 0.5% Battery Regulation Accuracy
– 10% Charge Current Accuracy
Adjustable Charge Current, Input Current
Limit, and VINDPM Threshold (for IN input)
Easy JEITA Implementation
– Charge Parameter Selector Inputs (CE1,
CE2) for (bq24165)
Voltage-based, NTC Monitoring Input (TS)
– Standard Temperature Range (bq24166)
– JEITA Compatible (bq24167)
Thermal Regulation Protection for Output
Current Control
Low Battery Leakage Current, BAT ShortCircuit Protection
Soft-Start Feature to Reduce Inrush Current
Thermal Shutdown and Protection
Available in Small 2.8mm x 2.8mm 49-ball
WCSP or 4mm x 4mm QFN-24 Packages
Handheld Products
Portable Media Players
Portable Equipment
Netbook and Portable Internet Devices
DESCRIPTION
The bq24165, bq24166 and bq24167 are highly
integrated single cell Li-Ion battery charger and
system power path management devices targeted for
space-limited, portable applications with high capacity
batteries. The single cell charger has dual inputs
which allow operation from either a USB port or
higher power input supply (i.e., AC adapter or
wireless charging input) for a versatile solution. The
two inputs are fully isolated from each other and are
managed by the bq24165/166/167 with the IN input
having precedence.
APPLICATION SCHEMATIC
AC Adapter or
Wireless Power
SW
IN
System
Load
VDPM
PMIDI
VBUS
D+
D–
GND
BOOT
USB
SYS
PMIDU
BAT
IUSB1
IUSB2
HOST
IUSB3
CE1
CE2
TEMP PACK+
PGND
CHG
PG
DRV
+
–
1
PACK–
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2013, Texas Instruments Incorporated
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DESCRIPTION (CONTINUED)
The power path management feature allows the bq24165/166/167 to power the system from a high efficiency DC
to DC converter while simultaneously and independently charging the battery. The charger monitors the battery
current at all times and reduces the charge current when the system load requires current above the input
current limit. This allows for proper charge termination and timer operation. The system voltage is regulated to
the battery voltage but will not drop below 3.5V. This minimum system voltage support enables the system to run
with a defective or absent battery pack and enables instant system turn-on even with a totally discharged battery
or no battery. The power-path management architecture also permits the battery to supplement the system
current requirements when the adapter cannot deliver the peak system currents. This enables the use of a
smaller adapter. The 2.5A input current capability allows for GSM phone calls as soon as the adapter is plugged
in regardless of the battery voltage.
The battery is charged in three phases: conditioning, constant current and constant voltage. In all charge phases,
an internal control loop monitors the IC junction temperature and reduces the charge current if the internal
temperature threshold is exceeded. Additionally, the bq24166 and bq24167 offer a voltage-based battery pack
thermistor monitoring input (TS) that monitors battery temperature for safe charging. The TS function for
bq24166 is JEITA compatible.
ORDERING INFORMATION
2
PART NUMBER
USB OVP
IN OVP
NTC MONITORING (TS)
JEITA COMPATIBLE
Package
bq24165YFFR
6.5V
10.5 V
No
Yes
WCSP
bq24165YFFT
6.5 V
10.5 V
No
Yes
WCSP
QFN
bq24165RGER
6.5V
10.5 V
No
Yes
bq24165RGET
6.5 V
10.5 V
No
Yes
QFN
bq24166YFFR
6.5 V
10.5 V
Yes
No
WCSP
bq24166YFFT
6.5 V
10.5 V
Yes
No
WCSP
bq24166RGER
6.5 V
10.5 V
Yes
No
QFN
bq24166RGET
6.5 V
10.5 V
Yes
No
QFN
bq24167YFFR
6.5 V
10.5 V
Yes
Yes
WCSP
bq24167YFFT
6.5 V
10.5 V
Yes
Yes
WCSP
bq24167RGER
6.5 V
10.5 V
Yes
Yes
QFN
bq24167RGET
6.5 V
10.5 V
Yes
Yes
QFN
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
ABSOLUTE MAXIMUM RATINGS (1)
over operating free-air temperature range (unless otherwise noted)
VALUE/UNITS
Pin voltage range (with respect to PGND)
IN, USB
–2 V to 20 V
PMIDI, PMIDU, BOOT
–0.3 V to 20 V
SW
–0.7 V to 12V
ISET, ILIM, SCL, SYS, BAT, BGATE, DRV, PG, CHG, VDPM, IUSB_,
CE_,TS
–0.3 V to 7 V
BOOT to SW
–0.3 V to 7 V
Output current (Continuous)
Input current (Continuous)
Output sink current
SW
4.5 A
SYS, BAT
3.5 A
IN
2.75 A
USB
1.75 A
PG, CHG
10 mA
Operating free-air temperature range
–40°C to 85°C
Junction temperature, TJ
–40°C to 125°C
Storage temperature, TSTG
–65°C to 150°C
Lead temperature (soldering, 10 s)
(1)
300°C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage
values are with respect to the network ground terminal unless otherwise noted.
THERMAL INFORMATION
THERMAL METRIC (1)
θJA
bq2416x
49 PINS (YFF)
24 PINS (RGE)
Junction-to-ambient thermal resistance
49.8
32.6
θJCtop
Junction-to-case (top) thermal resistance
0.2
30.5
θJB
Junction-to-board thermal resistance
1.1
3.3
ψJT
Junction-to-top characterization parameter
1.1
0.4
ψJB
Junction-to-board characterization parameter
6.6
9.3
θJCbot
Junction-to-case (bottom) thermal resistance
n/a
2.6
(1)
UNITS
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
VIN
VUSB
MIN
MAX
UNITS
IN voltage range
4.2
18 (1)
V
IN operating voltage range
4.2
10
USB voltage range
4.2
18 (1)
USB operating range
4.2
6
V
IIN
Input current, IN input
2.5
A
IUSB
Input current USB input
1.5
A
ISYS
Ouput current from SW, DC
3
A
IBAT
Charging
2.5
A
Discharging, using internal battery FET
TJ
(1)
Operating junction temperature range
0
2.5
A
125
°C
The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. A tight
layout minimizes switching noise.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
3
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
ELECTRICAL CHARACTERISTICS
Circuit of Figure 1, VSUPPLY = VUSB or VIN (whichever is supplying the IC), VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,
mm TJ = 0°C–125°C and TJ = 25ºC for typical values (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,
PWM switching
TYP
MAX
UNITS
15
mA
ISUPPLY
Supply current for control (VIN or VUSB)
VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,
PWM NOT switching
IBATLEAK
Leakage current from BAT to the Supply
0°C < TJ < 85°C, VBAT = 4.2 V, VUSB = VIN = 0 V
IBAT_HIZ
Battery discharge current in high impedance
mode, (BAT, SW, SYS)
0°C < TJ < 85°C, VBAT = 4.2 V, VSUPPLY = 0 V or 5V
IUSB1=IUSB2=IUSB3=1, High-Z mode
5
0°C < TJ < 85°C, High-Z Mode
175
μA
5
μA
55
μA
POWER PATH MANAGEMENT
VSYS(REG)
VBAT < VMINSYS
System regulation voltage
VSYSREGFETOFF
3.6
3.7
3.82
4.26
4.33
4.37
3.5
3.62
V
Battery FET turned off, Charge disable or termination
VMINSYS
Minimum system regulation voltage
VBAT < VMINSYS, Input current limit or VINDPM active
VBSUP1
Enter supplement mode threshold
VBAT > 2.5 V
3.4
VBAT –
40mV
V
VBSUP2
Exit supplement mode threshold
VBAT > 2.5 V
VBAT –
10mV
V
ILIM(Discharge)
Current limit, discharge or supplement mode
Current monitored in internal FET only.
7
A
tDGL(SC1)
Deglitch time, OUT short circuit during
discharge or supplement mode
Measured from(VBAT -VSYS) = 300mV to
VBGATE = (VBAT - 600mV)
250
μs
tREC(SC1)
Recovery time, OUT short circuit during
discharge or supplement mode
60
ms
Battery range for BGATE operation
2.5
4.5
V
V
BATTERY CHARGER
RON(BAT-SYS)
VBATREG
Measured from BAT to SYS,
VBAT = 4.2 V
Internal battery charger MOSFET onresistance
Battery regulation voltage
YFF pkg
37
57
RGE pkg
50
70
mΩ
TA = 25°C, CE1 = CE2 = 0
4.179
4.2
4.221
CE1=CE2 = 0 or VWARM < VTS < VCOOL
4.160
4.2
4.24
TA = 25°C, CE1=1, CE2=0
4.04
4.06
4.08
CE1=1, CE2=0 or VHOT < VTS < VWARM
4.02
4.06
4.1
V
KISET
ICHARGE
Charge current programmable range
ICHARGE =
490
540
Programmable fast charge current factor
TA = 0°C to 125°C, CE1=CE2=0 or
VWARM < VTS < VCOOL
450
KISET
TA = 0°C to 125°C, CE1 = 1, CE2 = 0 or VCOLD < VTS < VCOOL
225
245
270
2.9
3.0
3.1
550
RISET
2500
mA
AΩ
VBATSHRT
Battery short threshold
VBAT Rising
VBATSHRThys
Battery short threshold hysteresis
VBAT Falling
100
mV
IBATSHRT
Battery short current
VBAT < VBATSHRT
50.0
mA
tDGL(BATSHRT)
Deglitch time for battery short to fastcharge
transition
ITERM
Termination charge current
tDGL(TERM)
Deglitch time for charge termination
Both rising and falling, 2-mV over- drive,
tRISE, tFALL = 100 ns
VRCH
Recharge threshold voltage
Below VBATREG
tDGL(RCH)
Deglitch time
VBAT falling below VRCH, tFALL=100ns
32
V
ms
ICHARGE ≤ 1 A
7
10
11.5
ICHARGE >1 A
8
10
11
%ICHARGE
32
ms
120
mV
32
ms
IDETECT
Battery detection current before charge done
(sink current)
2.5
mA
tDETECT
Battery detection time
250
ms
INPUT PROTECTION
IIN_USB
Input current limiting threshold (USB input
only)
USB charge mode, VUSB = 5V, Current
pulled from PMIDU
IINUSB=USB100
90
95
100
IINUSB=USB500
450
475
500
IINUSB=USB150
135
142.5
150
IINUSB=USB900
800
850
900
mA
IINUSB=USB800
IINUSB=1.5A
4
Submit Documentation Feedback
700
750
800
1250
1400
1500
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
ELECTRICAL CHARACTERISTICS (continued)
Circuit of Figure 1, VSUPPLY = VUSB or VIN (whichever is supplying the IC), VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,
mm TJ = 0°C–125°C and TJ = 25ºC for typical values (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IINLIM
Maximum input current limit programmable
range for IN input
KILIM
Maximum input current factor for IN input
VIN_DPM_IN
VIN_DPM threshold programmable range for
IN Input
IINLIM =
MIN
TYP
MAX
UNITS
2500
mA
251
264
AΩ
10
V
1.2
1.22
V
KILIM
RILIM
1000
238
4.2
VDPM threshold
1.18
USB100, USB150
VIN_DPM_USB
VIN_DPM threshold for USB Input
VDRV
Internal bias regulator voltage
IDRV
DRV Output current
VDO_DRV
DRV Dropout voltage
(VSUPPLY – VDRV)
ISUPPLY = 1 A, VSUPPLY = 5 V, IDRV = 10 mA
VUVLO
Under-voltage lockout threshold voltage
VIN or VUSB rising, 150mV Hysteresis
VSLP
Sleep-mode entry threshold, VSUPPLYVBAT
2.0 V ≤ VBAT ≤ VOREG, VIN falling
VSLP_EXIT
Sleep-mode exit hysteresis
2.0 V ≤ VBAT ≤ VOREG
Deglitch time for supply rising above
VSLP+VSLP_EXIT
Rising voltage, 2-mV over drive, tRISE = 100 ns
4.175
4.28
4.36
4.35
4.44
4.52
5
5.2
5.45
V
USB500, USB800, USB900, 1.5A current limit selected
VSUPPLY > 5.45V
V
10
USB, VUSB Rising
VOVP
Input supply OVP threshold voltage
VOVP(HYS)
VOVP hysteresis
Supply falling from VOVP
VBOVP
Battery OVP threshold voltage
VBAT threshold over VOREG to turn off charger during charge
VBATUVLO
Battery UVLO threshold voltage
ILIMIT
Cycle by Cycle current limit
TSHUTDWN
Thermal shutdown
TREG
Thermal regulation threshold
IN, VIN Rising
mA
450
mV
3.6
3.8
4.0
V
0
40
100
mV
40
100
175
mV
30
ms
6.3
6.5
6.7
10.3
10.5
10.7
1.025 ×
VBATREG
1.05 ×
VBATREG
V
100
mV
1.075 ×
VBATREG
V
5.6
A
2.5
4.1
10C Hysteresis
4.9
V
165
C
120
Safety Timer
324
360
C
396
min
0.4
V
1
µA
0.4
V
IUSB_, CE_, PG, CHG
VIH
Input high threshold
VIL
Input low threshold
1.3
IIH
High-level leakage current
V CHG = V PG = 5V
VOL
Low-level output saturation voltage
IO = 10 mA, sink current
V
PWM CONVERTER
Internal top reverse blocking MOSFET onresistance
IIN_LIMIT = 500 mA, Measured from VUSB to PMIDU
95
175
IIN_LIMIT = 500 mA, Measured from VIN to PMIDI
45
80
Internal top N-channel Switching MOSFET
on-resistance
Measured from PMIDU to SW
100
175
Measured from PMIDI to SW
65
110
Internal bottom N-channel MOSFET onresistance
fOSC
Oscillator frequency
DMAX
Maximum duty cycle
DMIN
Minimum duty cycle
mΩ
mΩ
Measured from SW to PGND
65
1.35
115
1.50
1.65
MHz
95%
0
BATTERY-PACK NTC MONITOR (bq24166, bq24167)
VHOT
High temperature threshold
VTS falling
VHYS(HOT)
Hysteresis on high threshold
VTS rising
VWARM
Warm temperature threshold
VTS falling, bq24167 only
VHYS(WARM)
Hysteresis on high threshold
VTS rising, bq24167 only
VCOOL
Cool temperature threshold
VTS rising, bq24167 only
VHYS(COOL)
Hysteresis on low threshold
VTS falling, bq24167 only
VCOLD
Low temperature threshold
VTS rising
VHYS(COLD)
Hysteresis on low threshold
VTS falling
TSOFF
TS Disable threshold
VTS rising, 2%VDRV Hysteresis
tDGL(TS)
Deglitch time on TS change
29.7
30
30.5
%VDRV
1
37.9
38.3
39.6
%VDRV
1
56.0
56.5
56.9
%VDRV
1
59.5
60
60.4
%VDRV
1
70
73
%VDRV
50
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
ms
5
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
BLOCK DIAGRAM
PMIDU
PMIDI
5.2-V Reference
DRV
IN
ILIM
Q1
USB
5A
+
BOOT
CbC Current
Limit
IN IINLIM
USB IUSBLIM
IN VINDPM
VDPM
DC-DC CONVERTER
PWM LOGIC,
COMPENSATION
AND
BATTERY FET CONTROL
USB VINDPM
VSYS(REG)
Q2
IBAT(REG)
SW
VBAT(REG)
DIE Temp
Regulation
Q3
PGND
VSUPPLY
References
ISET
VUSBOVP
10% of ICHARGE
IBAT
Termination Comparator
+
+
VINOVP
+
Enable Linear
Charge
Sleep Comparators
VIN
VBAT + VSLP
+
BAT
Recharge Comparator
VBATREG – 0.12V
VBAT
VSYSREG Comparator
VSYS
VMINSYS
VBAT
VBATGD
VBATSC Comparator
VBAT
Enable
IBATSHRT
VBATSHRT
Good Battery
Circuit
+
VUSB
VBAT + VSLP
Start Recharge
Cycle
Q4
+
OVP Comparators
VIN
SYS
SUPPLY_SEL
+
VUSB
+
Hi-Z Mode
+
IUSB3
TS
Supplement Comparator
+
IUSB2
USB
Input
Current
Limit
Decode
+
IUSB1
BGATE
VBAT
VSYS
bq24166/7
VDRV
VBSUP
VBOVP Comparator
VBAT
VBATOVP
+
DISABLE
TS COLD
1C/0.5C
bq24167
+
CE
+
bq24166/7
TS COOL
CHG
+
4.2V/4.06V
TS WARM
DISABLE
CHARGE
CONTROLLER
with Timer
+
PG
TS HOT
CE1
CE2
6
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
PIN CONFIGURATION
49-Ball 2.8mm x 2.8mm WCSP
bq24166/7
YFF Package
(Top View)
bq24165
YFF Package
(Top View)
1
2
3
4
5
6
7
A
IN
IN
IN
IN
USB
USB
USB
B
PMIDI
PMIDI
PMIDI
PMIDI
PMIDU
PMIDU
C
SW
SW
SW
SW
SW
D
PGND
PGND
PGND
PGND
E
ILIM
IUSB3
VDPM
F
SYS
SYS
G
BAT
BAT
1
2
3
4
5
6
7
A
IN
IN
IN
IN
USB
USB
USB
PMIDU
B
PMIDI
PMIDI
PMIDI
PMIDI
PMIDU
PMIDU
PMIDU
SW
SW
C
SW
SW
SW
SW
SW
SW
SW
PGND
PGND
PGND
D
PGND
PGND
PGND
PGND
PGND
PGND
PGND
CE1
IUSB1
IUSB2
BOOT
E
ILIM
IUSB3
VDPM
CE1
IUSB1
IUSB2
BOOT
SYS
SYS
BGATE
PG
DRV
F
SYS
SYS
SYS
SYS
BGATE
PG
DRV
BAT
BAT
CE2
CHG
ISET
G
BAT
BAT
BAT
BAT
TS
CHG
ISET
Pin Configurations are Subject to Change
Pin Configurations are Subject to Change
24-Pin 4mm x 4mm QFN
2
17
USB2
3
Exposed
Thermal
Pad
USB
IN
PMIDI
BOOT
21
20
19
BOOT
USB3
22
PMIDI
19
SW
PMIDU
IN
21
20
18
CE
USB
22
1
23
PMIDU
VDPM
24
CE1
23
bq24166/7
RGE Package
(Top View)
24
bq24165
RGE Package
(Top View)
VDPM
1
18
SW
PGND
USB3
2
17
PGND
16
PGND
USB2
3
16
PGND
Exposed
Thermal
Pad
9
10
11
12
TS
BGATE
BAT
BAT
SYS
CHG
13
8
6
7
DRV
PG
SYS
12
SYS
13
BAT
ISET
6
BAT
SYS
DRV
11
ISET
10
ILIM
14
BGATE
15
9
4
5
CE2
USB1
8
ILIM
14
CHG
15
7
4
5
PG
USB1
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
7
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
PIN FUNCTIONS
PIN NUMBER
PIN
NAME
bq24165
bq24166/7
I/O
DESCRIPTION
21
I
Input power supply. IN is connected to the external DC supply (AC adapter or
alternate power source). Bypass IN to PGND with at least a 1μF ceramic
capacitor.
22
I
USB Input Power Supply. USB is connected to the external DC supply (AC
adapter or USB port). Bypass USB to PGND with at least a 1μF ceramic
capacitor.
YFF
RGE
YFF
RGE
IN
A1–A4
21
A1–A4
USB
A5–A7
22
A5–A7
PMIDI
B1–B4
20
B1–B4
20
O
Reverse Blocking MOSFET and High Side MOSFET Connection Point for
High Power Input. Bypass PMIDI to GND with at least a 4.7μF ceramic
capacitor. Use caution when connecting an external load to PMIDI. The
PMIDI output is not current limited. Any short on PMIDI will result in damage
to the IC.
PMIDU
B5–B7
23
B5–B7
23
O
Reverse Blocking MOSFET and High Side MOSFET Connection Point for
USB Input. Bypass PMIDU to GND with at least a 4.7μF ceramic capacitor.
Use caution when connecting an external load to PMIDU. The PMIDU output
is not current limited. Any short on PMIDU will result in damage to the IC.
SW
C1–C7
18
C1–C7
18
O
Inductor Connection. Connect to the switched side of the external inductor.
PGND
D1–D7
16, 17
D1–D7
16, 17
–
Ground terminal. Connect to the thermal pad (for QFN only) and the ground
plane of the circuit.
E1
15
E1
15
I
IN Input Current Limit Programming Input. Connect a resistor from ILIM to
GND to program the input current limit for IN. The current limit is
programmable from 1A to 2.5A. ILIM has no effect on the USB input.
I
Input DPM Programming Input. Connect a resistor divider from IN to GND
with VDPM connected to the center tap to program the Input Voltage based
Dynamic Power Management (VIN-DPM) threshold. The input current is
reduced to maintain the supply voltage at VIN-DPM. See the Input Voltage
based Dynamic Power Management section for a detailed explanation.
Charge Enable Input. CE is used to disable or enable the charge process. A
low logic level (0) enables charging and a high logic level (1) disables
charging. When charging is disabled, the SYS output remains in regulation,
but BAT is disconnected from SYS. Supplement mode is still available if the
system load demands cannot be met by the supply. BGATE is high
impedance when CE is high.
ILIM
VDPM
E3
CE
1
E3
1
–
–
E4
24
I
IUSB1
E5
4
E5
4
I
IUSB2
E6
3
E6
3
I
IUSB3
E2
2
E2
2
I
CE1
E4
24
–
–
I
CE2
G5
9
–
–
I
BOOT
E7
19
E7
19
I
High Side MOSFET Gate Driver Supply. Connect a 0.01μF ceramic capacitor
(voltage rating > 10V) from BOOT to SW to supply the gate drive for the high
side MOSFETs.
F1–F4
13, 14
F1–F4
13, 14
I
System Voltage Sense and Charger FET Connection. Connect SYS to the
system output at the output bulk capacitors. Bypass SYS locally with at least
10μF. 47μF bypass capacitance is recommended for best transient response.
SYS
USB Input Current Limit Programming Inputs. USB1, USB2 and USB3
program the input current limit for the USB input. USB2.0 and USB3.0 current
limits are available for easy implementation of these standards. Table 1
shows the settings for these inputs. USB1, USB2 and USB3 have no effect on
the IN input.
JEITA Compliance Inputs. CE1 and CE2are used to change battery regulation
and charge current regulation to comply with the JEITA charging standard.
The charge voltage can be reduced by 140mV or the charge current may be
reduced to half the programmed value. See Table 2 for programming details.
BGATE
F5
10
F5
10
O
External Discharge MOSFET Gate Connection. BGATE drives an external PChannel MOSFET to provide a very low resistance discharge path. Connect
BGATE to the gate of the external MOSFET. BGATE is low during high
impedance mode and when no input is connected. BGATE is optional. If
unused, leave BGATE unconnected.
PG
F6
7
F6
7
O
Power Good Open Drain Output. PG is pulled low when a valid supply is
connected to either USB or IN. A valid supply is between VBAT+VSLP and
VOVP. If not supply is connected or the supply is out of this range, PG is high
impedance.
8
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
PIN FUNCTIONS (continued)
PIN NUMBER
PIN
NAME
bq24165
bq24166/7
I/O
DESCRIPTION
YFF
RGE
YFF
RGE
DRV
F7
6
F7
6
O
Gate Drive Supply. DRV is the bias supply for the gate drive of the internal
MOSFETs. bypass DRV to PGND with a 1μF ceramic capacitor. DRV may be
used to drive external loads up to 10mA. DRV is active whenever the input is
connected and VSUPPLY > VUVLO and VSUPPLY > (VBAT + VSLP)
BAT
G1–G4
11, 12
G1–G4
11, 12
I/O
Battery Connection. Connect to the positive terminal of the battery.
Additionally, bypass BAT to GND with at least a 1μF capacitor.
TS
–
–
G5
9
I
Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider
from DRV to GND. The NTC is connected from TS to GND. The TS function
in the bq24166 provides 2 thresholds for Hot/ Cold shutoff, while the bq24167
has 2 additional thresholds for JEITA compliance. See the NTC Monitor
section for more details on operation and selecting the resistor values.
Connect TS to DRV to disable the TS function.
CHG
G6
8
G6
8
O
Charge Status Open Drain Output. CHG is pulled low when a charge cycle
starts and remains low while charging. CHG is high impedance when the
charging terminates and when no supply exists. CHG does not indicate
recharge cycles.
ISET
G7
5
G7
5
I
Charge Current Programming Input. Connect a resistor from ISET to GND to
program the fast charge current. The charge current is programmable from
550mA to 2.5A.
–
There is an internal electrical connection between the exposed thermal pad
and the PGND pin of the device. The thermal pad must be connected to the
same potential as the PGND pin on the printed circuit board. Do not use the
thermal pad as the primary ground input for the device. PGND pin must be
connected to ground at all times.
Thermal
Pad
–
Pad
–
Pad
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
9
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
TYPICAL APPLICATION CIRCUIT
ADAPTER
IN
SW
PMIDI
1mF
System
Load
0.01mF
4.7mF
BOOT
VDPM
SYS
ILIM
10mF
PGND
BGATE
USB
VBUS
D+
DGND
PMIDU
GSM
PA
BAT
4.7mF
1mF
bq24165
HOST
PACK+
TEMP
DRV
ISET
NTC
MONITOR
1mF
PACK-
PG
CHG
CE1
GPIO
CE2
GPIO
IUSB1
GPIO
IUSB2
GPIO
IUSB3
GPIO
Figure 1. bq24165, Shown with External Discharge FET, PA Connected to System for GSM Call Support
with a Deeply Discharged or No Battery
ADAPTER
IN
SW
PMIDI
1mF
System
Load
0.01mF
4.7mF
BOOT
VDPM
SYS
ILIM
10mF
PGND
VBUS
D+
DGND
USB
BGATE
BAT
PMIDU
1mF
4.7mF
1mF
bq24166
bq24167
DRV
VDRV
HOST
PACK+
TS
ISET
TEMP
PACK-
PG
CHG
IUSB1
GPIO
IUSB2
GPIO
IUSB3
CE
GPIO
GPIO
Figure 2. bq24166 and bq24167, Shown with no External Discharge FET, External NTC Monitor
10
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
TYPICAL CHARACTERISTICS
USB Plug-In with Battery Connected
IN Plug-in with Battery Connected
Conditions: USB500, 925mA Charge Setting
Figure 3.
Conditions: 1500mA ILIM, 1300mA Charge Setting
Figure 4.
Adapter Detection USB
Battery Insert During Battery Detection
2 V/div
VCHG
VSYS
2 V/div
VBAT
1 A/div
IBAT
200 ms/div
Conditions: Termination Enabled
Figure 5.
Figure 6.
Battery Pull During Charging
Load Transient into DPPM
2 V/div
VCHG
VSYS
2 V/div
VBAT
1 A/div
IBAT
20 ms/div
Conditions: MINSYS Operation, USB1500, 200mA-1400mA Load Step
on SYS
Figure 8.
Conditions: Termination Enabled
Figure 7.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
11
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
TYPICAL CHARACTERISTICS (continued)
OVP Fault
USB Input
Load Transient into Supplement Mode
VUSB
5 V/div
VSYS
5 V/div
VBAT
VCHG
1 V/div
5 V/div
VSW
IUSB
500 mA/div
1 A/div
IBAT
500 mA/div
IBAT
10 ms/div
4 ms/div
Conditions: MINSYS Operation, USB500, 200mA - 1400mA Load
Step on SYS
Figure 9.
Figure 10.
USB Efficiency
100
90
90
80
80
70
70
Efficiency (%)
Efficiency (%)
IN Efficiency
100
60
50
40
30
60
50
40
30
VIN = 5 V
VIN = 7 V
VIN = 9 V
20
10
0
0.1
1
20
0
0.1
3
System Current (A)
VUSB = 5 V
VUSB = 6 V
10
Conditions: Charge Disabled, SYS loaded, VBATREG = 3.6V, IN2500
ILIM
Figure 11.
G002
Battery Regulation vs Temperature
4.21
SYSREG Regulation
MINSYS Regulation
4.208
3.8
Battery Regulation (V)
SYSREG and MINSYS Regulation (V)
SYSREG and MINSYS Regulation vs. Temperature
3.75
3.7
3.65
3.6
3.55
4.206
4.204
4.202
4.2
4.198
4.196
3.5
4.194
3.45
4.192
3.4
−50
Conditions: VBAT = 3V
12
2
Conditions: Charge Disabled, SYS loaded, VBATREG = 3.6V, USB1500
ILIM
Figure 12.
3.9
3.85
1
System Current (A)
G001
0
50
Temperature (°C)
Figure 13.
Submit Documentation Feedback
100
150
4.19
0
25
G003
50
75
Temperature (°C)
100
125
G004
Conditions: VBATREG = 4.2V, No load, Termination Disabled
Figure 14.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
TYPICAL CHARACTERISTICS (continued)
USB Input Current Limit vs. Temperature
6.5V OVP Threshold vs. Temperature
600
6.7
USB100 Current Limit
USB500 Current Limit
500
400
300
200
100
0
−50
Falling Edge
Rising Edge
6.6
6.5 V OVP Threshold (V)
USB Input Current Limit (mA)
700
6.5
6.4
6.3
6.2
6.1
0
50
Temperature (°C)
6
−50
150
100
Conditions: USB100 and USB500 current limit, VUSB = 5V, VBAT =
3.6V
Figure 15.
150
100
G006
Figure 16.
10.5V OVP Threshold vs. Temperature
Charge Current vs. Battery Voltage
2.1
Falling Edge
Rising Edge
2.09
2.08
Charge Current (A)
10.5 V OVP Threshold (V)
50
Temperature (°C)
Conditions: USB input and IN input (bq24168)
10.7
10.6
0
G005
10.5
10.4
10.3
10.2
2.07
2.06
2.05
2.04
2.03
2.02
10.1
10
−50
2.01
0
50
Temperature (°C)
2
150
100
2
3
3.5
Battery Voltage (V)
2.5
G007
4
4.5
G008
Conditions: ICHARGE = 2A, VIN = 5V, VBATREG = 4.44V
Figure 18.
Figure 17.
IBATSHRT vs. Battery Voltage
0.055
IBATSHRT (A)
0.054
0.053
0.052
0.051
0.05
0
0.5
1
1.5
2
Battery Voltage (V)
2.5
3
G009
Figure 19.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
13
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
DETAILED DESCRIPTION
CHARGE MODE OPERATION
Charge Profile
Charging is done through the internal battery MOSFET. When the battery voltage is above 3.5V, the system
output (SYS) is connected to the battery to maximize the charging efficiency. There are 6 loops that influence the
charge current; constant current loop (CC), constant voltage loop (CV), input current loop, thermal regulation
loop, minimum system voltage loop (MINSYS) and input voltage dynamic power management loop (VINDPM).
During the charging process, all six loops are enabled and the dominate one takes control. The bq24165/6/7
supports a precision Li-Ion or Li-Polymer charging system for single-cell applications. The minimum system
output feature regulates the system voltage to a minimum of VSYS(REG), so that startup is enabled even for a
missing or deeply discharged battery. Figure 20 shows a typical charge profile including the minimum system
output voltage feature.
Precharge
Phase
Voltage Regulation
Phase
Current Regulation
Phase
Regulation
voltage
Regulation
Current
System Voltage
VSYS
(3.6V)
VBATSHORT
Battery
Voltage
Charge Current
Termination
IBATSHORT
50mA Linear Charge
to Close Pack
Protector
Linear Charge
to Maintain
Minimum
System
Voltage
Battery
FET
is OFF
Battery FET is ON
Figure 20. Typical Charging Profile of bq24165/6/7
PWM CONTROLLER IN CHARGE MODE
The bq24165/6/7 provides an integrated, fixed 1.5 MHz frequency voltage-mode converter to power the system
and supply the charge current. The voltage loop is internally compensated and provides enough phase margin
for stable operation, allowing the use of small ceramic capacitors with very low ESR.
The bq24165/6/7 input scheme prevents battery discharge when the supply voltages is lower than VBAT and
also isolates the two inputs from each other. The high-side N-MOSFET (Q1/Q2) switches to control the power
delivered to the output. The DRV LDO supplies the gate drive for the internal MOSFETs. The high side FETs are
supplied through a boot strap circuit with external boot-strap capacitor is used to boost up the gate drive voltage
for Q1/Q2.
Both inputs are protected by a cycle-by-cycle current limit that is sensed through the internal MOSFETs for Q1
and Q2. The threshold for the current limit is set to a nominal 5-A peak current. The inputs also utilize an input
current limit that limits the current from the power source.
14
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
BATTERY CHARGING PROCESS
Assuming a valid input source has already been attached to IN or USB, as soon as a deeply discharged or
shorted battery is attached to the BAT pin, the bq24165/6/7 applies a 50mA current to bring the battery voltage
up to acceptable charging levels. During this pre-charge time, the battery FET is linearly regulated to maintain
the system output regulation at VSYS(REG). Once the battery rises above VBATSHRT, the charge current increases to
the fastcharge current setting. The SYS voltage is regulated to VSYS(REG) while the battery is linearly charged
through the battery FET. Under normal conditions, the time spent in this region is a very short percentage of the
total charging time, so if the charge current is reduced, the reduced charge rate does not have a major negative
effect on total charge time. If the current limit for the SYS output is reached (limited by the input current limit, or
VIN-DPM), the charge current is reduced to provide the system with all the current that is needed. If the charge
current is reduced to 0mA, pulling further current from SYS causes the output to fall to the battery voltage and
enter supplement mode (see the Dynamic Power Path Management section for more details).
Once the battery is charged enough to where the system voltage begins to rise above VSYSREG (depends on the
charge current setting), the battery FET is turned on fully and the battery is charged with the charge current
programmed using the ISET input, ICHARGE. The slew rate for fast charge current is controlled to minimize the
current and voltage over-shoot during transient. The charge current is programmed by connecting a resistor from
ISET to GND. The value for RISET is calculated using Equation 1:
K IS ET
RISE T =
ICHARGE
(1)
Where ICHARGE is the programmed fast charge current and KISET is the programming factor found in the Electrical
Characteristics table.
The charger's constant current (CC) loop regulates the charge current to ICHARGE until the battery reaches close
to the regulation voltage. Once the battery voltage is close to the regulation voltage, VBATREG, the charge current
step downs sharply as the constant voltage (CV) loop takes over, the internal battery FET turns on full, tying SYS
to BAT and the charger tapers down the charge current as shown in Figure 1. The voltage regulation feedback
occurs by monitoring the battery-pack voltage between the BAT and PGND pins.
The bq24165/6/7 monitors the charging current during the voltage regulation phase. If the battery voltage is
above the recharge threshold and the charge current has naturally tapered down to and remains below
termination threshold, ITERM, without disturbance from events like supplement mode for 32ms, the bq24165/6/7
terminates charge and turns off the battery charging FET. If VSYS > VMINSYS and the charge current has been
reduced due to VINDPM,the input current loop or thermal protection circuits or USB100mode, the charger disables
termination. The system output is regulated to the VBAT(REG) voltage and supports the full current available from
the input. Battery supplement mode (see the Dynamic Power Path Management section for more details) is still
available for SYS load transients. Supplement mode events occurring repeatedly within the 32ms deglitch
window will prevent termination and can cause the charger to exit termination.
Charging resumes when one of the following conditions is detected:
1. The battery voltage falls below the VBAT(REG)-VRCH threshold
2. VSUPPLY Power-on reset (POR)
3. CE1 CE2 toggle or CE toggle
4. Toggle Hi-Impedance mode (using IUSB_)
A new charge cycle is initiated only in the event of VSUPPLY POR or the battery being removed and replaced. If
the battery voltage, VBAT, is ever greater than VBATREG (for example, when an almost fully charged battery enters
the JEITA WARM state per the TS pin or CE1 and CE2 are configured to reduce VBATREG) but less than VBOVP,
the reverse boost protection circuitry may activate as explained later in this datasheet. If the battery is ever
above VBOVP, the buck converter turns off and the internal battery FET is turned on. This prevents further
overcharging the battery and allows the battery to discharge to safe operating levels.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
15
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
BATTERY DETECTION
When termination conditions are met, a battery detection cycle is started. During battery detection, IDETECT is
pulled from VBAT for tDETECT to verify there is a battery. If the battery voltage remains above VDETECT for the full
duration of tDETECT, a battery is determined to present and the IC enters “Charge Done”. If VBAT falls below
VDETECT, battery detection continues. The next cycle of battery detection, the bq2416x turns on IBATSHORT for
tDETECT. If VBAT rises to VDETECT, the current source is turned offand after tDETECT, the battery detection continues
through another current sink cycle. Battery detection continues until charge is disabled or a battery is detected.
Once a battery is detected, the fault status clears and a new charge cycle begins. Figures 6 and 7 show the
oscillation on VBAT prior to battery insertion and after battery removal. Battery detection is disabled when
termination is disabled.
DYNAMIC POWER PATH MANAGEMENT
The bq24165/6/7 features a SYS output that powers the external system load connected to the battery. This
output is active whenever a source is connected to IN, USB or BAT. The following sections discuss the behavior
of SYS with a source connected to the supply (IN or USB) or a battery source only.
INPUT SOURCE CONNECTED
When a source is connected to IN or USB, and the bq24165/6/7 is enabled, the buck converter starts up. If
charging is enabled using CE1 and CE2(bq24165) or CE (bq24166/7), the charge cycle is initiated. When VBAT >
3.5V, the internal battery FET is turned on and the SYS output is connected to VBAT. If the SYS voltage falls to
VSYS(REG), it is regulated to that point to maintain the system output even with a deeply discharged or absent
battery. In this mode, the SYS output voltage is regulated by the buck converter and the battery FET is linearly
regulated to regulate the charge current into the battery. The current from the supply is shared between charging
the battery and powering the system load at SYS. The dynamic power path management (DPPM) circuitry of the
bq24165/6/7 monitors the SYS voltage continuously. If VSYS falls to VMINSYS, the DPPM circuit adjusts charge
current to maintain the load on SYS while preventing the system voltage from crashing. If the charge current is
reduced to zero and the load increases further, the bq24165/6/7 enters battery supplement mode. During
supplement mode, the battery FET is turned on and the battery supplements the system load. When the charge
current is reduced by the DPPM regulation loop, the safety timer runs at half speed, so that it is twice a long.
This prevents false safety timer faults. See the Safety Timer section for more details.
16
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
2000 mA
1800 mA
IOUT
800 mA
0 mA
1500 mA
IIN
~850 mA
0 mA
1A
IBAT
0 mA
–200 mA
VSYS(REG)
VMINSYS
VOUT
DPPM Loop Active
~3.1 V
Supplement
Mode
Figure 21. Example DPPM Response (VSupply = 5 V, VBAT = 3.1V, 1.5A Input current limit)
If the VBAT(REG) threshold is ever less than the battery voltage, the battery FET is turned off and the SYS output is
regulated to VSYSREG(FETOFF). If the battery is ever 5% above the regulation threshold, the battery OVP circuit
shuts the PWM converter off and the battery FET is turned on to discharge the battery to safe operating levels.
The input current limit for the USB input is set by the IUSB1, IUSB2, and IUSB3 inputs. The bq24165/6/7
incorporates all of the necessary input current limits to support USB2.0 and USB3.0 standards as well as 1.5A to
support wall adapters. Driving IUSB1, IUSB2, and IUSB3 all high places the bq24165/6/7 in High Impedance
mode where the buck converter is shutdown regardless if an input is connected to USB or IN. Table 1 shows the
configuration for IUSB1 – IUSB3. When USB100 mode is selected, termination is disabled.
Table 1. USB1, USB2 and USB3 Input Table
IUSB3
IUSB2
IUSB1
Input Current Limit
VINDPM Threshold
0
0
0
100 mA
4.28 V
0
0
1
500 mA
4.44 V
0
1
0
1.5 A
4.44 V
0
1
1
High Impedance Mode
None
1
0
0
150 mA
4.28 V
1
0
1
900 mA
4.44 V
1
1
0
800 mA
4.44 V
1
1
1
High Impedance Mode
None
The input current limit for IN is programmable using the ILIM input. Connect a resistor from ILIM to GND to set
the maximum input current limit. The programmable range for the IN input current limit is 1000mA to 2.5A. RILIM
is calculated using Equation 2:
K
RILIM = ILIM
IIN_LIM
(2)
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
17
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
Where IIN_LIM is the programmed input current limit and KILIM is the programming factor found in the Electrical
Characteristics table.
The bq24165/6/7 manages the dual input supply paths as well. The IN input has precedence when valid supplies
are connected to both inputs. The two inputs are always isolated from one another. The bq24165/6/7 always
seeks to charge from a valid source. For example, if a valid source is connected to USB and a source is
connected to IN that is greater than the OVP threshold, the USB source is used to charge the battery. In this
case, both the USB source and the battery would be isolated from the OVP source connected to the IN input.
BATTERY ONLY CONNECTED
When the battery is connected with no input source, the internal battery FET is turned on similar to supplement
mode. In this mode, the current is not regulated; however, there is a short circuit current limit. If the short circuit
limit is reached, the battery FET is turned off for the deglitch time. After the deglitch time, the battery FET is
turned on in order to determine if the short has been removed. If not, the FET turns off and the process repeats
until the short is removed.
EXTERNAL BATTERY DISCHARGE FET (BGATE)
The bq24165/6/7 contains a MOSFET driver to drive an external P-Channel MOSFET between the battery and
the system output. This external FET provides a low impedance path to supply the system from the battery.
Connect BGATE to the gate of the external discharge MOSFET. BGATE is on under the following conditions:
1. No valid input supply connected.
2. IUSB1=IUSB2=IUSB3=high (High Impedance Mode)
This FET is optional and runs in parallel with the internal charge FET during discharge. Note that this FET is not
protected by the short circuit current limit.
SAFETY TIMER
At the beginning of charging process, the bq24165/6/7 starts the 6 hour safety timer. This timer is active during
the entire charging process. If charging has not terminated before the safety timer expires, the charge cycle is
terminated and the battery FET is turned off. To clear the safety timer fault, charging must be resumed by using
CE1 and CE2 (bq24165) or CE(bq24166/7) or High Impedance mode or a new charge cycle started by VSUPPLY
POR or battery remove and replace.
During the fast charge (CC) phase, several events increase the timer duration by 2X.
1. The system load current reduces the available charging current.
2. The input current needed for the fast charge current is limited by the input current loop.
3. The input current is reduced because the VINDPM loop is preventing the supply from crashing.
4. The device has entered thermal regulation because the IC junction temperature has exceeded TJ(REG).
5. The CEx bits are reducing ICHARGE or VBAT.
6. The battery voltage is less than VBATSHORT.
7. The battery has entered the JEITA WARM or COLD state via the TS pin (bq24166/6) or CE1/CE2
(bq24165)configuration.
During these events, the timer is slowed by half to extend the timer and prevent any false timer faults. Starting a
new charge cycle by VSUPPLY POR or removing/replacing the battery or resuming a charge by toggling the
CE1/CE2(bq24165) or CE(bq24166/7) pins, resets the safety timer. Additionally, thermal shutdown events cause
the safety timer to reset.
18
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
LDO OUTPUT (DRV)
The bq24165/6/7 contains a linear regulator (DRV) that is used to supply the internal MOSFET drivers and other
circuitry. Additionally, DRV supplies up to 10mA external loads to power the STAT LED or the USB transceiver
circuitry. The maximum value of the DRV output is 5.45V so it is ideal to protect voltage sensitive USB circuits.
The LDO is on whenever a supply is connected to the IN or USB inputs of the bq24165/166. The DRV is
disabled under the following conditions:
1. VSUPPLY < UVLO
2. VSUPPLY - VBAT< VSLP
3. Thermal Shutdown
CHARGE PARAMETER SELECTOR INPUTS (CE1, CE2, bq24165)
The CE1 and CE2 inputs allow the user to easily implement the JEITA standard for systems where the battery
pack temperature is monitored by the host. JEITA requires that several temperatures be monitored and the
maximum charge voltage or charge current be modified based on the battery voltage. A graphical representation
of the JEITA specification is shown in Figure 22.
Maximum Charge Current: 1 C
0.5 C
Maximum Charge Voltage: 4.25 V
(4.2 V Typical)
4.15 V Maximum
4.10 V Maximum
T1
(0°C)
T2
(10°C)
T4
T3
(45°C) (50°C)
T5
(60°C)
Figure 22. Charge Current During TS Conditions in Default Mode
In many systems, the battery temperature is monitored by the host and the information is used for several
different operations. For these systems, the bq24165 method is ideal because it does not require the NTC in the
battery to be shared amongst several different ICs. Instead, the CE1 and CE2 pins are driven by host GPIOs to
reduce the charging current or charge voltage as required. This allows the host to decide which temperatures to
change the charging profile and gives the ultimate flexibility to the user. Additionally, CE1 and CE2 are used to
disable charging while not interfering with the main buck converter operation. The configuration table for CE1 and
CE2 is shown in Table 2.
Table 2. CE1, CE2 Input Table
CE1
CE2
0
0
Normal Charging
FUNCTION
0
1
Charge current reduced by half
1
0
VBAT(REG) reduced to 4.06 V
1
1
Charging Suspended
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
19
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
EXTERNAL NTC MONITORING (TS, bq24166/7)
The bq24166 and bq24167 provide a flexible, voltage based TS input for monitoring the battery pack NTC
thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging.
For the bq24166, two temperature thresholds are monitored; the cold battery threshold (TNTC < 0°C) and the hot
battery threshold (TNTC > 60°C). These temperatures correspond to the VCOLD and VHOT thresholds. Charging is
suspended and timers are suspended when VTS < VHOT or VTS > VCOLD.
To satisfy the JEITA requirements, the bq24167 monitors four temperature thresholds; the cold battery threshold
(TNTC < 0°C), the cool battery threshold (0°C < TNTC < 10°C), the warm battery threshold (45°C < TNTC < 60°C)
and the hot battery threshold (TNTC > 60°C). These temperatures correspond to the VCOLD, VCOOL, VWARM, and
VHOT thresholds. As with the bq24166, charging is suspended and timers are suspended when VTS < VHOT or VTS
> VCOLD. When VHOT < VTS < VWARM, the battery regulation voltage is reduced by 140mV from the programmed
regulation threshold. When VCOOL < VTS < VCOLD, the charging current is reduced to half of the programmed
charge current.
The TS function is voltage based for maximum flexibility. Connect a resistor divider from DRV to GND with TS
connected to the center tap to set the threshold. The connections are shown in Figure 24. The resistor values are
calculated using the following equations:
é 1
1 ù
VDRV ´ RCOLD ´ RHOT ´ ê
ú
V
V
HOT û
ë COLD
RLO =
éV
ù
é V
ù
RHOT ´ ê DRV - 1ú - RCOLD ´ ê DRV - 1ú
ë VHOT
û
ë VCOLD
û
(3)
VDRV
-1
VCOL D
RHI =
1
1
+
RLO RCOLD
(4)
Where:
VCOLD = 0.60 × VDRV
VHOT = 0.30 × VDRV
Where RHOT is the NTC resistance at the hot temperature and RCOLD is the NTC resistance at cold
temperature.
For the bq24167, the WARM and COOL thresholds are not independently programmable. The COOL and
WARM NTC resistances for a selected resistor divider are calculated using the following equations:
RLO ´ 0.564 ´ RHI
RCOOL =
RLO - RLO ´ 0.564 - RHI ´ 0.564
(5)
RLO ´ 0.383 ´ RHI
RW ARM =
RLO - RLO ´ 0.383 - RHI ´ 0.383
(6)
20
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
VDRV
DISABLE
TS COLD
+
VDRV
TS HOT
RHI
+
TS
PACK+
TEMP
bq24166
RLO
PACK-
VBAT(REG) 1xCharge/
DISABLE –140 mV 0.5xCharge
VDRV
TS COLD
+
TS COOL +
TS WARM +
VDRV
TS HOT
RHI
+
TS
PACK+
TEMP
bq24167
RLO
PACK-
Figure 23. TS Circuits
THERMAL REGULATION AND PROTECTION
During the charging process, to prevent the IC from overheating, bq24165/6/7 monitors the junction temperature,
TJ, of the die and begins to taper down the charge current once TJ reaches the thermal regulation threshold, TCF.
The charge current is reduced to zero when the junction temperature increases about 10°C above TCF. Once the
charge current is reduced, the system current is reduced while the battery supplements the load to supply the
system. This may cause a thermal shutdown of the bq24165/6/7 if the die temperature rises too high. At any
state, if TJ exceeds TSHTDWN, bq24165/6/7 suspends charging and disables the buck converter. During thermal
shutdown mode, PWM is turned off, and the timer is reset. The charging cycle resets when TJ falls below
TSHTDWN by approximately 10°C.
INPUT VOLTAGE PROTECTION IN CHARGE MODE
Sleep Mode
The bq24165/6/7 enters the low-power sleep mode if the voltage on VSUPPLY falls below sleep-mode entry
threshold, VBAT+VSLP, and VSUPPLY is higher than the undervoltage lockout threshold, VUVLO. This feature
prevents draining the battery during the absence of VSUPPLY. When VSUPPLY < VBAT+VSLP, the bq24165/6/7 turns
off the PWM converter, and turns the battery FET and BGATE on. Once VSUPPLY > VBAT+ VSLP, the device
initiates a new charge cycle.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
21
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
Input Voltage Based DPM
During normal charging process, if the input power source is not able to support the programmed or default
charging current, the supply voltage decreases. Once the supply drops to VIN_DPM (set by IUSB_ for USB input or
VDPM for IN input), the input current limit is reduced down to prevent the further drop of the supply. This feature
ensures IC compatibility with adapters with different current capabilities without a hardware change. Figure 24
shows the VIN-DPM behavior to a current limited source. In this figure the input source has a 750mA current limit
and the charging is set to 750mA. The SYS load is then increased to 1.2A.
VIN
5 V Adapter
rated for 750 mA
IIN
VSYS
IBAT
ISYS
Figure 24. bq2416x VIN-DPM
The VIN-DPM threshold for the IN input is set using a resistor divider with VDPM connected to the center tap.
Select 10kΩ for the bottom resistor. The top resistor is selected using the following equation:
10 kΩ ´ ( VINDPM - VDPM )
RTOP =
VDPM
(7)
Where VINDPM is the desired VINDPM threshold and VDPM is the regulation threshold specified in the Electrical
Characteristics table. For the QFN packaged ICs, a small capacitance (10pF-100pF) from the VDPM pin to
ground may be added if the resistor divider from VIN to VDPM is not placed close to the IC pins, thereby causing
significant noise on the VDPM pin.
Bad Source Detection
When a source is connected to IN or USB, the bq2416x runs a Bad Source Detection procedure to determine if
the source is strong enough to provide some current to charge the battery. A current sink is turned on (30mA for
USB input, 75mA for the IN input) for 32ms. After the 32ms, if the input source is above VBADSOURCE plus
hysteresis, where VBADSOURCE is the user set VINDPM threshold, the buck converter starts up and normal
operation continues. If the supply voltage falls below VBADSOURCE less hysteresis during the detection, the current
sink shuts off for two seconds and then retries. The detection circuit retries continuously until either a new source
is connected to the other input or a valid source is detected after the detection time. If during normal operation
the source falls to VBAD_SOURCE, the bq2416x turns off the PWM converter, turns the battery FET on. Once a
good source is detected, the device returns to normal operation.
If two supplies are connected, the IN supply is checked first. If the supply detection fails once, the device
switches to USB for two seconds and then retries IN. This allows the supply to settle if the connection was jittery
or the supply ramp was too slow to pass detection. If the supply fails the detection twice, it is locked out and the
USB supply is used. Once the bad supply is locked out, it remains locked out until the supply voltage falls below
UVLO. This prevents continuously switching between a weak supply and a good supply.
22
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
Input Over-Voltage Protection
The bq24165/6/7 provides over-voltage protection on the input that protects downstream circuitry. The built-in
input over-voltage protection to protect the device and other components against damage from overvoltage on
the input supply (Voltage from VUSB or VIN to PGND). When VSUPPLY > VOVP, the bq24165/6/7 turns off the PWM
converter, suspends the charging cycle and turns the battery FET and BGATE on. Once the OVP fault is
removed, the device returns to the operation it was in prior to the OVP fault.
Reverse Boost (Boost Back) Prevention Circuit
Figure 25. Reverse Boost
A buck converter has two operating states, continuous conduction mode (CCM) and discontinuous conduction
mode (DCM). In DCM, the inductor current ramps down to zero during the switching cycle while in CCM the
inductor maintains a DC level of current. Transitioning from DCM to CCM during load transients, slows down the
converter's transient response for those load steps, which can result in the SYS rail drooping. To achieve the
fastest possible transient reponse for this charger, this charger's synchronous buck converter is forced to run in
CCM even at light loads when the buck converter would typically revert to DCM. The challenge that presents
itself when forcing CCM with a charger is that the output of the buck converter now has a power source. Thus, if
the battery voltage, VBAT, is ever greater than VBATREG, the inductor current goes fully negative and pushes
current back to the input supply. This effect causes the input source voltage to rise if the input source cannot sink
current. The input over-voltage protection circuit protects the IC from damage however some input sources may
be damaged if the voltage rises. To prevent this, this charger has implemented a reverse boost prevention circuit.
When reverse current is sensed that is not a result of the supplement comparator tripping, this circuit disables
the internal battery FET and changes the feedback point to VSYSREG for 1ms. After the 1ms timeout, the BATFET
is turned on again and the battery is tested to see if it is higher than VBATREG (negative current). The reverse
current protection is only active when VBOVP > VBAT > VBATREG - VRCH. Having VBOVP > VBAT > VBATREG - VRCH
and termination disabled (e.g., when CE1 = 1 and CE2 = 0 but VBAT > 4.06V) results in an approximately
100mV, 1000Hz ripple on SYS as seen in Figure 25. With termination enabled and ITERM > 150mA or with a
high line impedance to the battery, the likelihood of activating reverse boost protection circuit is greatly reduced
even if VBAT > VBATREG - VRCH. The IC stops charging and can exit charge done after entering reverse boost
due to a SYS load transient causing a battery supplement event. Charging resumes after VBAT drops below
VBATREG - VRCH. Therefore, large SYS load transients may result in the battery reaching slightly less than full
charge.
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
23
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
STATUS INDICATORS (CHG, PG)
The bq24165/6/7 contains two open-drain outputs that signal its status. The PG output indicates that a valid input
source is connected to USB or IN. PG is low when VSUPPLY>VUVLO AND (VBAT+VSLP) < VSUPPLY < VOVP. When
there is no supply connected to either input within this range, PG is high impedance. Table 3 illustrates the PG
behavior under different conditions.
During new charge cycles, the CHG output goes low to indicate a new charge cycle is in progress or that charge
has been suspended due to a TS pin fault or the thermal protection circuit. A new charge cycle is initiated by
removing and replacing the battery or toggling the input power. CHG remains low until charge termination unless
the battery is removed, there is a timer fault or the input supply is no longer valid. After termination of the new
charge cycle, CHG remains high impedance until a new charge cycle is initiated. CHG does not go low during
recharge cycles. Table 4 illustrates the CHG behavior under different conditions.
Connect PG and CHG to the DRV output through an LED for visual indication, or connect through a 100kΩ
pullup to the required logic rail for host indication.
Table 3. PG Status Indicator
CHARGE STATE
PG BEHAVIOR
VSUPPLY < VUVLO
High-Impedance
VSUPPLY < (VBAT+VSLP)
High-Impedance
(VBAT+VSLP) < VSUPPLY < VOVP
VSUPPLY > VOVP
Low
High-Impedance
Table 4. CHG Status Indicator
CHARGE STATE
New Charge Cycle in progress
Charging suspend by TS fault
Charging suspended by thermal loop
CHG BEHAVIOR
Low (first charge cycle)
High-Impedance (recharge cycles)
New Cycle Charge Done
Recharge Cycle after Termination
Timer Fault
High-Impedance
No Valid Supply
No Battery Present
24
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
APPLICATION INFORMATION
OUTPUT INDUCTOR AND CAPACITOR SELECTION GUIDELINES
When selecting an inductor, several attributes must be examined to find the right part for the application. First,
the inductance value should be selected. The bq2416x is designed to work with 1.5µH to 2.2µH inductors. The
chosen value will have an effect on efficiency and package size. Due to the smaller current ripple, some
efficiency gain is reached using the 2.2µH inductor, however, due to the physical size of the inductor, this may
not be a viable option. The 1.5µH inductor provides a good tradeoff between size and efficiency.
Once the inductance has been selected, the peak current must be calculated in order to choose the current
rating of the inductor. Use Equation 8 to calculate the peak current.
%
æ
ö
IPEA K = ILOAD(MAX) ´ ç 1 + RIP PPLE ÷
2
è
ø
(8)
The inductor selected must have a saturation current rating higher than the calculated IPEAK. Due to the high
currents possible with the bq2416x, a thermal analysis must also be done for the inductor. Many inductors have
40°C temperature rise rating. This is the DC current that will cause a 40°C temperature rise above the ambient
temperature in the inductor. For this analysis, the typical load current may be used adjusted for the duty cycle of
the load transients. For example, if the application requires a 1.5A DC load with peaks at 2.5A for 20% of the
time, a Δ40°C temperature rise current must be greater than 1.7A:
ITEMPRISE = ILOAD + D × (IPEAK – ILOAD) = 1.5 A + 0.2 × (2.5 A – 1.5 A) = 1.7 A
The bq2416x provides internal loop compensation. Using this scheme, the bq2416x is stable with 10µF to 200µF
of local capacitance. The capacitance on the SYS rail can be higher if distributed amongst the rail. To reduce the
output voltage ripple, a ceramic capacitor with the capacitance between 10µF and 47µF is recommended for
local bypass to SYS. A 47µF bypass capacitance on SYS is recommended to optimize the transient response.
PCB LAYOUT GUIDELINES
It is important to pay special attention to the PCB layout. Figure 26 provides a sample layout for the high current
paths of the bq2416x.
USB
IN
PMIDU
PMIDI
PGND
SW
PGND
PMIDU
BOOT
PMIDI
VDPM
PGND
PGND
IN
USB
BOOT
ILIM
ILIM
SYS
SW
BAT
ISET
ISET
SYS
BAT
SYS
WCSP Layout
QFN Layout
Figure 26. Recommended bq2416x PCB Layout
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
25
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
The following provides some guidelines:
• To obtain optimal performance, the power input capacitors, connected from the PMID input to PGND, must be
placed as close as possible to the bq2416x
• The layout between BAT and the positive connector of the battery should be as short as possible to minimize
resistance and inductance. If the parasitic inductance is expected to be significant, the bypass capacitance on
BAT should be increased.
• Place 4.7µF input capacitor as close to PMID pin and PGND pin as possible to make high frequency current
loop area as small as possible. Place 1µF input capacitor GNDs as close to the respective PMID cap GND
and PGND pins as possible to minimize the ground difference between the input and PMID_.
• The local bypass capacitor from SYS to GND should be connected between the SYS pin and PGND of the
IC. The intent is to minimize the current path loop area from the SW pin through the LC filter and back to the
PGND pin.
• Place ISET and ILIM resistors very close to their respective IC pins.
• Place all decoupling capacitor close to their respective IC pin and as close as to PGND (do not place
components such that routing interrupts power stage currents). All small control signals should be routed
away from the high current paths.
• The PCB should have a ground plane (return) connected directly to the return of all components through vias
(two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components). It is
also recommended to put vias inside the PGND pads for the IC, if possible. A star ground design approach is
typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noisecoupling and ground-bounce issues. A single ground plane for this design gives good results. With this small
layout and a single ground plane, there is no ground-bounce issue, and having the components segregated
minimizes coupling between signals.
• The high-current charge paths into IN, USB, BAT, SYS and from the SW pins must be sized appropriately for
the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be
connected to the ground plane to return current through the internal low-side FET.
• For high-current applications, the balls for the power paths should be connected to as much copper in the
board as possible. This allows better thermal performance as the board pulls heat away from the IC.
26
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
PACKAGE SUMMARY
WCSP PACKAGE
(Top View)
CHIP SCALE PACKAGE
(Top Side Symbol For bq24165)
E
7
6
5
4
D
TIYMLLLLS
bq24165
3
2
1
A
B
C
D
E
F
G
O - Pin A1 Marker
TI -Texas Instruments Letters
YM - Year Month Date Code
LLLL - Lot Trace Code
S - Assembly Site Code
CHIP SCALE PACKAGING DIMENSIONS
TM
The bq2416x devices are available in a 49-bump chip scale package (YFF, NanoFree ).
The package dimensions are:
· D = 2.78mm ±0.05mm
· E = 2.78mm ±0.05mm
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Submit Documentation Feedback
27
bq24165
bq24166
bq24167
SLUSAP4B – DECEMBER 2011 – REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Original (December 2011) to Revision A
Page
•
Changed in ELECTRICAL CHARACTERISTICS, in row VIN_DPM_USB, min, typ, max columns, from 4.55 to 4.35, 4.68
to 4.44 and 4.77 to 4.52 (had been changed) ...................................................................................................................... 5
•
Changed ILIMIT max from 2.5 A to 5.6 A ................................................................................................................................ 5
•
Changed Table 1, last column, all 4.68 V to 4.44 V ........................................................................................................... 17
Changes from Revision A (March 2012) to Revision B
•
28
Page
Added Figure 25 ................................................................................................................................................................. 23
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
BQ24165RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ
24165
BQ24165RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ
24165
BQ24165YFFR
ACTIVE
DSBGA
YFF
49
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
BQ24165
BQ24165YFFT
ACTIVE
DSBGA
YFF
49
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
BQ24165
BQ24166RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ
24166
BQ24166RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ
24166
BQ24166YFFR
ACTIVE
DSBGA
YFF
49
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
BQ24166
BQ24166YFFT
ACTIVE
DSBGA
YFF
49
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
BQ24166
BQ24167RGER
ACTIVE
VQFN
RGE
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ
24167
BQ24167RGET
ACTIVE
VQFN
RGE
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
BQ
24167
BQ24167YFFR
ACTIVE
DSBGA
YFF
49
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
BQ24167
BQ24167YFFT
ACTIVE
DSBGA
YFF
49
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
BQ24167
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
