CDCVF111
1:9 DIFFERENTIAL LVPECL CLOCK DRIVER
SCAS670B – SEPTEMBER 2001 – REVISED JUNE 2002
D Low-Output Skew for Clock-Distribution
FN PACKAGE
(TOP VIEW)
Applications
D
D
(LVPECL) Compatible Inputs and Outputs
Distributes Differential Clock Inputs to Nine
Differential Clock Outputs
Output Reference Voltage (VREF ) Allows
Distribution From a Single-Ended Clock
Input
Packaged In a 28-Pin Plastic Chip Carrier
description
5
VCC
Y7
Y6
Y6
4
3 2 1 28 27 26
25
6
24
7
23
8
22
9
21
10
20
11
19
12 13 14 15 16 17 18
Y5
Y5
Y4
The differential LVPECL clock-driver circuit
distributes one pair of differential LVPECL clock
inputs (CLKIN, CLKIN) to nine pairs of differential
clock (Y, Y) outputs with minimum skew for clock
distribution. It is specifically designed for driving
50-Ω transmission lines.
Y8
Y8
Y7
Y0
Y0
Y1
VCC
Y1
Y2
Y2
VCC
Y4
Y3
Y3
D
NC
VREF
CLKIN
VCC
CLKIN
NC
GND
D Differential Low-Voltage Pseudo-ECL
NC – No internal connection
The VREF output can be strapped to the CLKIN input for a single-ended CLKIN input.
The CDCVF111 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
INPUTS
OUTPUTS
CLKIN
CLKIN
Yn
Yn
X
X
L
H
H
L
H
L
H
L
H
L
L
VREF
VREF
L
H
H
L
L
H
L
H
L
H
H
VREF
VREF
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
CDCVF111
1:9 DIFFERENTIAL LVPECL CLOCK DRIVER
SCAS670B – SEPTEMBER 2001 – REVISED JUNE 2002
logic diagram (positive logic)
25
24
23
21
20
19
18
17
CLKIN
CLKIN
28
16
2
14
13
12
11
10
9
7
6
5
VREF
3
Y0
Y0
Y1
Y1
Y2
Y2
Y3
Y3
Y4
Y4
Y5
Y5
Y6
Y6
Y7
Y7
Y8
Y8
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 4.6 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to VCC + 0.5 V
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 18 mA
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 18 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 50 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . "80 mA
Maximum power dissipation at TA = 55°C (in still air) (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 525 mW
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils.
For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data
Book, literature number SCBD002.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CDCVF111
1:9 DIFFERENTIAL LVPECL CLOCK DRIVER
SCAS670B – SEPTEMBER 2001 – REVISED JUNE 2002
recommended operating conditions
VCC
Supply voltage
VIH
High level input voltage
High-level
VIL
Low level input voltage
Low-level
TA
Operating free-air temperature
fclock
Input frequency
MIN
MAX
UNIT
3
3.6
V
VCC = 3 V to 3.6 V
VCC = 3.3 V
VCC–1.165
2.135
VCC–0.88
2.42
V
VCC = 3 V to 3.6 V
VCC = 3.3 V
VCC–1.81
1.49
VCC–1.475
1.825
V
–40
85
°C
650
MHz
V
V
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VREF
VOH
TEST CONDITIONS
MIN
MAX
UNIT
VCC –1.38
1.92
VCC –1.26
2.04
V
VCC = 3 V to 3.6 V,
TA = 0°C to 85°C,
f(max) = 650 MHz
VCC –1.12
VCC – 0.83
VCC = 3 V to 3.6 V,
TA = –40°C to 85°C,
f(max) = 650 MHz
VCC –1.15
VCC – 0.83
2.275
2.42
VCC = 3 V to 3.6 V
VCC = 3.3 V
IREF = 100 µA
A
VCC = 3.3 V
VCC = 3 V to 3.6 V
TA = 0°C to 85°C,
f(max) = 650 MHz
VOL
II
ICC (Internal)
V
VCC = 3 V to 3.6 V,
TA = –40°C to 85°C,
f(max) = 650 MHz
VCC = 3.3 V
VI = 2.4 V,
IO = 0,
VCC –1.86
VCC –1.49
VCC –1.86
VCC –1.52
1.49
1.68
VCC = 3 .6 V
VCC = 3 .6 V
150
µA
100
mA
switching characteristics over recommended operating free-air temperature range,
VCC = 3.3 V ± 0.3 V (see Figure 1 and Figure 2)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN
MAX
UNIT
tPLH
tPHL
CLKIN CLKIN
CLKIN,
Y Y
Y,
450
600
ps
tsk(o)
Y, Y
50
ps
tsk(pr)
Y, Y
150
ps
tr
tf
Y Y
Y,
600
ps
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
200
3
CDCVF111
1:9 DIFFERENTIAL LVPECL CLOCK DRIVER
SCAS670B – SEPTEMBER 2001 – REVISED JUNE 2002
ESD information
ESD MODELS
LIMIT
Human Body Model (HBM)
2.0 kV
Machine Model (MM)
200 V
Charge Device Model (CDM)
2.0 kV
thermal information
THERMAL AIR FLOW (CFM)
PIN PLCC
CDCVF111 28
28-PIN
0
150
250
500
UNIT
RθJA
High K
48
44
42
39
°C/W
RθJA
Low K
70
58
52
46
°C/W
RθJC
High K
22
°C/W
RθJC
Low K
28
°C/W
PARAMETER MEASUREMENT INFORMATION
VCC = 2 V
Oscilloscope
LVPECL
Driver
ZO = 50 Ω
Yn
50 Ω
Yn
ZO = 50 Ω
50 Ω
VEE = –1.3 V
LOAD CIRCUIT (See Note B)
Y, Y
Outputs
80%
20%
tr
VOH
80%
20%
VOL
tf
VOLTAGE WAVEFORMS
RISE AND FALL TIMES
CLKIN
VCC – 0.9 V
VCC – 1.7 V
CLKIN
tPLH
tPHL
VOH
Y
Outputs
VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 45 MHz, ZO = 50 Ω, tr ≤ 1 ns, tf ≤ 1 ns.
B. For additonal signal interface, see the Interfacing Between LVPECL, LVDS, and CML application note, Literature Number
SCAA056.
Figure 1. Load Circuit and Voltage Waveforms
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CDCVF111
1:9 DIFFERENTIAL LVPECL CLOCK DRIVER
SCAS670B – SEPTEMBER 2001 – REVISED JUNE 2002
CLKIN
CLKIN
Y0
Y0
tPLH1
tPHL1
tPLH2
tPHL2
tPLH3
tPHL3
tPLH4
tPHL4
tPLH5
tPHL5
tPLH6
tPHL6
tPLH7
tPHL7
tPLH8
tPHL8
tPLH9
tPHL9
Y1
Y1
Y2
Y2
Y3
Y3
Y4
Y4
Y5
Y5
Y6
Y6
Y7
Y7
Y8
Y8
NOTES: A. Output skew, tsk(o), is calculated as the greater of:
– The difference between the fastest and slowest tPLHn (n = 1, 2, . . . 9)
– The difference between the fastest and slowest tPHLn (n = 1, 2, . . . 9)
B. Process skew, tsk(pr), is calculated as the greater of:
– The difference between the fastest and slowest tPLHn (n = 1, 2, . . . 9)
– The difference between the fastest and slowest tPHLn (n = 1, 2, . . . 9) across multiple devices
C. For additional information on skew and propagation delay parameters, see the Defining Skew, Propagation Delay, Phase-Offset
(Phase Error) application note, literature number SCAA055.
Figure 2. Waveforms for Calculation of tsk(o), tsk(pr)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
CDCVF111FN
ACTIVE
PLCC
FN
28
37
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
CDCVF111
Samples
CDCVF111FNR
ACTIVE
PLCC
FN
28
750
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
CDCVF111
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of