Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
DLPA3000
DLPS052 – OCTOBER 2015
DLPA3000 PMIC and High-Current LED Driver IC
1 Features
3 Description
•
•
The DLPA3000 is a highly-integrated power
management IC optimized for DLP Pico Projector
systems. The device is targeting accessory
applications up to several hundreds of lumen.
1
•
•
•
•
•
•
•
•
•
High-Efficiency, High-Current RGB LED Driver
Integrated Buck Converter Enables up to 6-A LED
Driver Current
RGB MOSFET Switches for Channel Selection
With Very Low On-Resistance
10-Bit Programmable Current per Channel
Inputs for Selecting Color-Sequential RGB LEDs
Generation of DMD High-Voltage Supplies
Two High-Efficiency Buck Converters to Generate
the DLPC343x and DMD Supply
Three High-Efficiency, 8-Bit Programmable Buck
Converters for FAN Driver Application or General
Power Supply (PWR6 currently supported, others
will be available in the future)
Two LDOs Supplying Auxiliary Voltages
Analog MUX for Measuring Internal and External
Nodes (such as a thermistor and reference levels)
Monitoring/Protections: Thermal Shutdown, Hot
Die, Low-Battery, and Undervoltage Lockout
The DLPA3000 supports LED projectors up to 6 A
per LED, enabled by an integrated high efficiency
buck converter. On top of that, the low-ohmic RGB
switches support the sequencing of red, green, and
blue LEDs. The DLPA3000 contains five buck
converters with two dedicated for DLPC low-voltage
supplies. Another dedicated regulating supply
generates the three timing-critical DC supplies for the
DMD: VBIAS, VRST, and VOFS.
The DLPA3000 contains several auxiliary blocks
which can be used in a flexible way. This enables a
tailor-made Pico Projector system. Three 8-bit
programmable buck converters (not all supported yet)
can be used, for example, to drive the projector FANs
or to make auxiliary supply lines. Two LDOs can be
used for a lower-current supply of up to 200 mA.
These LDOs are pre-defined to 2.5 V and 3.3 V.
Through the SPI, all blocks of the DLPA3000 can be
addressed. Features included are the generation of
the system reset, power sequencing, input signals for
sequentially selecting the active LED, IC selfprotections, and an analog MUX for routing analog
information to an external ADC.
2 Applications
Portable DLP® Pico™ Projectors
Device Information(1)
PART NUMBER
DLPA3000
PACKAGE
BODY SIZE (NOM)
HTQFP (100)
14.00 mm × 14.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Block Diagram
Projector Module
+ BAT -
SYSPWR
CHARGER
DC
SUPPLIES
SUPPLIES
and
MONITORING
ILLUMINATION
TI Device
Non-TI Device
HDMI
RECEIVER
VGA
FRONTEND
CHIP
FAN(S)
3x BUCK
CONVERTER
(GEN.PURP)
DLPA3000
PROJ_ON
DIGITAL
CONTROL
FLASH,
SDRAM
RESET_Z
DMD HIGH
VOLTAGE
GENERATION
720P
Processor
TRP-DMD
DLPC343x
KEYPAD
SD CARD
READER,
VIDEO
DECODER,
etc
OPTICS
- OSD
- Autolock
- Scaler
- uController
FLASH
eDRAM
SENSORS
MEASUREMENT
SYSTEM
DMD/DPP
BUCKS
Buck 1.1V
Buck 1.8V
AUX LDOs
LDO 2.5V
LDO 3.3V
CTRL / DATA
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
7
9 Power Supply Recommendations...................... 60
10 Layout................................................................... 61
10.1
10.2
10.3
10.4
10.5
10.6
Absolute Maximum Ratings ...................................... 7
ESD Ratings.............................................................. 8
Recommended Operating Conditions....................... 8
Thermal Information .................................................. 8
Electrical Characteristics........................................... 9
SPI Timing Parameters ........................................... 15
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
Register Maps .........................................................
Layout Guidelines .................................................
Layout Example ....................................................
SPI Connections ...................................................
RLIM Routing..........................................................
LED Connection ....................................................
Thermal Considerations ........................................
61
61
62
63
63
65
11 Device and Documentation Support ................. 68
11.1
11.2
11.3
11.4
11.5
11.6
Detailed Description ............................................ 16
7.1
7.2
7.3
7.4
7.5
8
8.1 Application Information............................................ 57
8.2 Typical Applications ................................................ 57
1
1
1
2
3
7
16
16
16
45
48
Device Support......................................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
68
68
68
69
69
69
12 Mechanical, Packaging, and Orderable
Information ........................................................... 69
Application and Implementation ........................ 57
12.1 Package Option Addendum .................................. 70
4 Revision History
2
DATE
REVISION
NOTES
October 2015
*
Initial release.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
5 Pin Configuration and Functions
PWR2_VIN
PWR2_SWITCH
PWR2_PGND
PWR2_FB
PWR5_FB
PWR5_PGND
PWR5_BOOST
PWR5_SWITCH
PWR5_VIN
PWR6_FB
PWR6_BOOST
PWR6_VIN
PWR6_SWITCH
PWR6_PGND
CH_SEL_1
CH_SEL_0
DGND
INT_Z
RESET_Z
PROJ_ON
ACMPR_LABB_SAMPLE
PWR7_PGND
PWR7_SWITCH
PWR7_VIN
PWR7_FB
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
PFD Package
100-Pin HTQFP
Top View
PWR2_BOOST
76
50
PWR7_BOOST
ACMPR_IN_1
77
49
SPI_MOSI
ACMPR_IN_2
78
48
SPI_SS_Z
ACMPR_IN_3
79
47
SPI_MISO
ACMPR_IN_LABB
80
46
SPI_CLK
ACMPR_OUT
81
45
SPI_VIN
ACMPR_REF
82
44
CW_SPEED_PWM_OUT
PWR_VIN
83
43
CLK_OUT
PWR_5P5V
84
42
THERMAL_PAD
VINA
85
41
ILLUM_B_COMP2
AGND
86
40
ILLUM_B_COMP1
PWR3_OUT
87
39
ILLUM_A_COMP2
PWR3_VIN
88
38
ILLUM_A_COMP1
PWR4_OUT
89
37
ILLUM_B_PGND
PWR4_VIN
90
36
ILLUM_B_SW
SUP_2P5V
91
35
ILLUM_B_FB
SUP_5P0V
92
34
ILLUM_B_VIN
PWR1_PGND
93
33
ILLUM_B_BOOST
PWR1_FB
94
32
ILLUM_A_PGND
PWR1_SWITCH
95
31
ILLUM_A_SW
PWR1_VIN
96
30
ILLUM_A_VIN
PWR1_BOOST
97
29
ILLUM_A_FB
DMD_VOFFSET
98
28
ILLUM_A_BOOST
DMD_VBIAS
99
27
ILLUM_LSIDE_DRIVE
100
26
ILLUM_HSIDE_DRIVE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
N/C
DRST_LS_IND
DRST_5P5V
DRST_PGND
DRST_VIN
DRST_HS_IND
ILLUM_5P5V
ILLUM_VIN
CH1_SWITCH
CH1_SWITCH
RLIM_1
RLIM_BOT_K_2
RLIM_K_2
RLIM_BOT_K_1
RLIM_K_1
RLIM_1
CH2_SWITCH
CH2_SWITCH
CH1_GATE_CTRL
CH2_GATE_CTRL
CH3_GATE_CTRL
RLIM_2
RLIM_2
CH3_SWITCH
CH3_SWITCH
DMD_VRESET
DLPA3000
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
N/C
1
–
DRST_LS_IND
2
I/O
Connection for the DMD SMPS-inductor (low-side switch).
DRST_5P5V
3
O
Filter pin for LDO DMD. Power supply for internal DMD reset regulator, typical 5.5 V.
DRST_PGND
4
GND
DRST_VIN
5
POWER
DRST_HS_IND
6
I/O
Connection for the DMD SMPS-inductor (high-side switch).
ILLUM_5P5 V
7
O
Filter pin for LDO ILLUM. Power supply for internal ILLUM block, typical 5.5 V.
ILLUM_VIN
8
POWER
CH1_SWITCH
9
I
Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
CH1_SWITCH
10
I
Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
RLIM_1
11
O
Connection to LED current sense resistor for CH1 and CH2.
RLIM_BOT_K_2
12
I
Kelvin sense connection to ground side of LED current sense resistor.
RLIM_K_2
13
I
Kelvin sense connection to top side of current sense resistor.
RLIM_BOT_K_1
14
I
Kelvin sense connection to ground side of LED current sense resistor.
RLIM_K_1
15
I
Kelvin sense connection to top side of current sense resistor.
RLIM_1
16
O
Connection to LED current sense resistor for CH1 and CH2.
CH2_SWITCH
17
I
Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
CH2_SWITCH
18
I
Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
CH1_GATE_CTRL
19
O
Gate control of CH1 external MOSFET switch for LED cathode.
CH2_GATE_CTRL
20
O
Gate control of CH2 external MOSFET switch for LED cathode.
CH3_GATE_CTRL
21
O
Gate control of CH3 external MOSFET switch for LED cathode.
RLIM_2
22
O
Connection to LED current sense resistor for CH3.
RLIM_2
23
O
Connection to LED current sense resistor for CH3.
CH3_SWITCH
24
I
Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
CH3_SWITCH
25
I
Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
ILLUM_HSIDE_DRIVE
26
O
Gate control for external high-side MOSFET for ILLUM Buck converter.
ILLUM_LSIDE_DRIVE
27
O
Gate control for external low-side MOSFET for ILLUM Buck converter.
ILLUM_A_BOOST
28
I
Supply voltage for high-side N-channel MOSFET gate driver. A 100 nF capacitor (typical)
must be connected between this pin and ILLUM_A_SW.
ILLUM_A_FB
29
I
Input to the buck converter loop controlling ILED.
ILLUM_A_VIN
30
POWER
ILLUM_A_SW
31
I/O
ILLUM_A_PGND
32
GND
ILLUM_B_BOOST
33
I
ILLUM_B_VIN
34
POWER
ILLUM_B_FB
35
I
ILLUM_B_SW
36
I/O
ILLUM_B_PGND
37
GND
ILLUM_A_COMP1
38
I/O
Connection node for feedback loop components
ILLUM_A_COMP2
39
I/O
Connection node for feedback loop components
ILLUM_B_COMP1
40
I/O
Connection node for feedback loop components
ILLUM_B_COMP2
41
I/O
Connection node for feedback loop components
THERMAL_PAD
42
GND
Thermal pad. Connect to clean system ground.
CLK_OUT
43
O
Color wheel clock output
CW_SPEED_PWM_OUT
44
O
Color wheel PWM output
SPI_VIN
45
I
Supply for SPI interface
4
Submit Documentation Feedback
No connect
Power ground for DMD SMPS. Connect to ground plane.
Power supply input for LDO DMD. Connect to system power.
Supply input of LDO ILLUM. Connect to system power.
Power input to the ILLUM Driver A.
Switch node connection between high-side NFET and low-side NFET. Serves as common
connection for the flying high side FET driver.
Ground connection to the ILLUM Driver A.
Supply voltage for high-side N-channel MOSFET gate driver.
Power input to the ILLUM driver B.
Input to the buck converter loop controlling ILED.
Switch node connection between high-side NFET and low-side NFET.
Ground connection to the ILLUM driver B.
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Pin Functions (continued)
PIN
NAME
NO.
I/O
DESCRIPTION
SPI_CLK
46
I
SPI clock input
SPI_MISO
47
O
SPI data output
SPI_SS_Z
48
I
SPI chip select (active low)
SPI_MOSI
49
I
SPI data input
PWR7_BOOST
50
I
Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF
capacitor between PWR7_BOOST and PWR7_SWITCH pins.
PWR7_FB
51
I
Converter feedback input. Connect to converter output voltage.
PWR7_VIN
52
POWER
PWR7_SWITCH
53
I/O
PWR7_PGND
54
GND
Ground pin. Power ground return for switching circuit.
ACMPR_LABB_SAMPLE
55
I
Control signal to sample voltage at ACMPR_IN_LABB.
PROJ_ON
56
I
Input signal to enable/disable the IC and DLP projector.
RESET_Z
57
O
Reset output to the DLP system (active low). Pin is held low to reset DLP system.
INT_Z
58
O
Interrupt output signal (open drain, active low). Connect to pull-up resistor.
DGND
59
GND
CH_SEL_0
60
I
Control signal to enable either of CH1,2,3.
CH_SEL_1
61
I
Control signal to enable either of CH1,2,3.
PWR6_PGND
62
GND
PWR6_SWITCH
63
I/O
PWR6_VIN
64
POWER
PWR6_BOOST
65
I
Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF
capacitor between PWR6_BOOST and PWR6_SWITCH pins.
PWR6_FB
66
I
Converter feedback input. Connect to output voltage.
PWR5_VIN
67
POWER
PWR5_SWITCH
68
I/O
PWR5_BOOST
69
I
PWR5_PGND
70
GND
Ground pin. Power ground return for switching circuit.
PWR5_FB
71
I
Converter feedback input. Connect to output voltage.
PWR2_FB
72
I
Converter feedback input. Connect to output voltage.
PWR2_PGND
73
GND
Ground pin. Power ground return for switching circuit.
PWR2_SWITCH
74
I/O
PWR2_VIN
75
POWER
PWR2_BOOST
76
I
Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF
capacitor between PWR2_BOOST and PWR2_SWITCH pins.
ACMPR_IN_1
77
I
Input for analog sensor signal.
ACMPR_IN_2
78
I
Input for analog sensor signal.
ACMPR_IN_3
79
I
Input for analog sensor signal.
ACMPR_IN_LABB
80
I
Input for ambient light sensor, sampled input
ACMPR_OUT
81
O
Analog comparator out
ACMPR_REF
82
I
Reference voltage input for analog comparator
PWR_VIN
83
POWER
PWR_5P5V
84
O
VINA
85
POWER
AGND
86
GND
PWR3_OUT
87
O
PWR3_VIN
88
POWER
Copyright © 2015, Texas Instruments Incorporated
Power supply input for converter.
Switch node connection between high-side NFET and low-side NFET.
Digital ground. Connect to ground plane.
Ground pin. Power ground return for switching circuit.
Switch node connection between high-side NFET and low-side NFET.
Power supply input for converter.
Power supply input for converter.
Switch node connection between high-side NFET and low-side NFET.
Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF
capacitor between PWR5_BOOST and PWR5_SWITCH pins.
Switch node connection between high-side NFET and low-side NFET.
Power supply input for converter.
Power supply input for LDO_Bucks. Connect to system power.
Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.
Input voltage supply pin for Reference system.
Analog ground pin.
Filter pin for LDO_2 DMD/DLPC/AUX, typical 2.5 V.
Power supply input for LDO_2. Connect to system power.
Submit Documentation Feedback
5
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Pin Functions (continued)
PIN
NAME
NO.
I/O
DESCRIPTION
PWR4_OUT
89
O
PWR4_VIN
90
POWER
SUP_2P5V
91
O
Filter pin for LDO_V2V5. Internal supply voltage, typical 2.5 V.
SUP_5P0V
92
O
Filter pin for LDO_V5V. Internal supply voltage, typical 5 V.
PWR1_PGND
93
GND
Ground pin. Power ground return for switching circuit.
PWR1_FB
94
I
Converter feedback input. Connect to output voltage.
PWR1_SWITCH
95
I/O
PWR1_VIN
96
POWER
PWR1_BOOST
97
I
Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF
capacitor between PWR1_BOOST and PWR1_SWITCH pins.
DMD_VOFFSET
98
O
VOFS output rail. Connect to ceramic capacitor.
DMD_VBIAS
99
O
VBIAS output rail. Connect to ceramic capacitor.
DMD_VRESET
100
O
VRESET output rail. Connect to ceramic capacitor.
6
Submit Documentation Feedback
Filter pin for LDO_1 DMD/DLPC/AUX, typical 3.3 V.
Power supply input for LDO_1. Connect to system power.
Switch node connection between high-side NFET and low-side NFET.
Power supply input for converter.
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature (unless otherwise noted)
(1)
MIN
MAX
ILLUM_A,B_BOOST
–0.3
28
ILLUM_A,B_BOOST (10 ns transient)
–0.3
30
ILLUM_A,B_BOOST vs ILLUM_A,B_SWITCH
–0.3
7
ILLUM_LSIDE_DRIVE
–0.3
7
–2
28
ILLUM_HSIDE_DRIVE
ILLUM_A_BOOST vs ILLUM_HSIDE_DRIVE
Voltage
Source current
Sink current
Tstg
(1)
-0.3
7
ILLUM_A,B_SW
–2
22
ILLUM_A,B_SW (10 ns transient)
–3
27
PWR_VIN, PWR1,2,3,4,5,6,7_VIN, VINA, ILLUM_VIN, ILLUM_A,B_VIN,
DRST_VIN
–0.3
22
PWR1,2,5,6,7_BOOST
–0.3
28
PWR1,2,5,6,7_BOOST (10 ns transient)
–0.3
30
PWR1,2,5,6,7_SWITCH
–2
22
PWR1,2,5,6,7_SWITCH (10 ns transient)
–3
27
PWR1,2,5,6,7_FB
–0.3
6.5
PWR1,2,5,6,7_BOOST vs PWR1,2,5,6,7_SWITCH
–0.3
6.5
CH1,2,3_SWITCH, DRST_LS_IND, ILLUM_A,B_FB
–0.3
20
ILLUM_A,B_COMP1,2, INT_Z, PROJ_ON
–0.3
7
DRST_HS_IND
–18
7
ACMPR_IN_1,2,3, ACMPR_REF, ACMPR_IN_LABB,
ACMPR_LABB_SAMPLE, ACMPR_OUT
–0.3
3.6
SPI_VIN, SPI_CLK, SPI_MOSI, SPI_SS_Z, SPI_MISO, CH_SEL_0,1,
RESET_Z
–0.3
3.6
RLIM_K_1,2, RLIM_1,2
–0.3
3.6
DGND, AGND, DRST_PGND, ILLUM_A,B_PGND, PWR1,2,5,6,7_PGND,
RLIM_BOT_K_1,2
–0.3
0.3
DRST_5P5V, ILLUM_5P5V, PWR_5P5, PWR3,4_OUT, SUP_5P0V
–0.3
7
CH1,2,3_GATE_CTRL
–0.3
7
CLK_OUT
–0.3
3.6
CW_SPEED_PWM
–0.3
7
SUP_2P5V
–0.3
3.6
DMD_VOFFSET
–0.3
12
DMD_VBIAS
–0.3
20
DMD_VRESET
–18
7
RESET_Z, ACMPR_OUT
1
SPI_DOUT
5.5
RESET_Z, ACMPR_OUT
1
SPI_DOUT, INT_Z
Storage temperature
5.5
–65
150
UNIT
V
mA
mA
ºC
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
7
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
6.2 ESD Ratings
VALUE
V(ESD) (1)
(1)
(2)
(3)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101,
all pins (3)
±500
UNIT
V
Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in
to the device.
JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
6
20
CH1,2,3_SWITCH, ILLUM_A,B_FB,
–0.1
6.3
INT_Z, PROJ_ON
–0.1
6
PWR1,2,5,6,7_FB
–0.1
5
ACMPR_REF, CH_SEL_0,1, SPI_CLK, SPI_MOSI,
SPI_SS_Z
–0.1
3.6
RLIM_BOT_K_1,2
–0.1
0.1
ACMPR_IN_1,2,3, LABB_IN_LABB
–0.1
1.5
PWR_VIN, PWR1,2,3,4,5,6,7_VIN, VINA, ILLUM_VIN,
ILLUM_A,B_VIN, DRST_VIN
VI
Input voltage
SPI_VIN
1.7
3.6
RLIM_K_1,2
–0.1
0.25
ILLUM_A,B_COMP1,2
–0.1
5.7
UNIT
V
TA
Ambient temperature
0
70
°C
TJ
Operating junction temperature
0
120
°C
6.4 Thermal Information
DLPA3000
THERMAL METRIC (1)
HTQFP (PFD)
UNIT
100 PINS
(2)
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case (top) thermal resistance
(3)
(4)
ψJT
Junction-to-top characterization parameter
ψJB
Junction-to-board characterization parameter
(1)
(2)
(3)
(4)
(5)
8
(5)
7.0
°C/W
0.7
°C/W
0.6
°C/W
3.4
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report (SPRA953).
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, but
since the device is intended to be cooled with a heatsink from the top case of the package, the simulation includes a fan and heatsink
attached to the DLPA3000. The heatsink is a 22 mm × 22 mm × 12 mm aluminum pin fin heatsink with a 12 × 12 × 3 mm stud. Base
thickness is 2 mm and pin diameter is 1.5 mm with an array of 6 × 6 pins. The heatsink is attached to the DLPA3000 with 100 um thick
thermal grease with 3 W/m-K thermal conductivity. The fan is 20 × 20 × 8 mm with 1.6 cfm open volume flow rate and 0.22 in. water
pressure at stagnation.
The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC standard
test exists, but a close description can be found in the ANSI SEMI standard G30-88.
The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7), but modified to include the
fan and heatsink described in note 2.
The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7), but modified to include the
fan and heatsink described in note 2.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
6.5 Electrical Characteristics
over operating free-air temperature range. VIN = 12 V, TA = 0 to +70°C, typical values are at TA = 25°C, configuration
according to Typical Applications (VIN =12 V, IOUT = 6 A, LED, internal FETs) (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
12
20
V
18.4
V
SUPPLIES
INPUT VOLTAGE
VIN
Input voltage range
VINA – pin
6 (1)
VLOW_BAT
Low battery warning
threshold
VINA falling (via 5 bit trim function)
3.9
Hysteresis
VINA rising
UVLO threshold
VINA falling (via 5 bit trim function)
Hysteresis
VINA rising
Startup voltage
DMD_VBIAS, DMD_VOFFSET,
DMD_VRESET loaded with 10 mA
IIDLE
Idle current
IDLE mode, all VIN pins combined
15
µA
ISTD
Standby current
STANDBY mode, analog, internal supplies
and LDOs enabled, DMD, ILLUMINATION
and BUCK CONVERTERS disabled.
3.7
mA
IQ_DMD
Quiescent current (DMD)
Quiescent current DMD block (in addtion to
ISTD) with DMD type TRP, VINA + DRST_VIN
0.49
mA
Quiescent current (ILLUM)
Quiescent current ILLUM block (in addtion to
ISTD) in 6 A LED configuration, internal FETs,
V_openloop= 3 V (0x18, ILLUM_OLV_SEL),
VINA + ILLUM_VIN + ILLUM_A_VIN +
ILLUM_B_VIN
21
mA
Quiescent current per BUCK converter (in
addtion to ISTD), Normal mode, VINA +
PWR_VIN + PWR1,2,5,6,7_VIN,
PWR1,2,5,6,7_VOUT = 1 V
4.3
Quiescent current per BUCK converter (in
addtion to ISTD), Normal mode, VINA +
PWR_VIN + PWR1,2,5,6,7_VIN,
PWR1,2,5,6,7_VOUT = 5 V
15
VUVLO
VSTARTUP
90
3.9
mV
18.4
90
6
V
mV
V
INPUT CURRENT
IQ_ILLUM
IQ_BUCK
IQ_TOTAL
Quiescent current
(per BUCK)
Quiescent current (Total)
mA
Quiescent current per BUCK converter (in
addtion to ISTD), Cycle-skipping mode, VINA +
PWR_VIN + PWR1,2,5,6,7_VIN = 1 V
0.41
Quiescent current per BUCK converter (in
addtion to ISTD), Cycle-skipping mode, VINA +
PWR_VIN + PWR1,2,5,6,7_VIN = 5 V
0.46
Typical Application: 6 A LED, Internal FETs,
DMD type TRP. ACTIVE mode, all VIN pins
combined, DMD, ILLUMINATION and
PWR1,2 enabled, PWR3,4,5,6,7 disabled.
38
mA
5
V
2.5
V
INTERNAL SUPPLIES
VSUP_5P0V
Internal supply, analog
VSUP_2P5V
Internal supply, logic
(1)
VIN must be higher than the UVLO voltage setting, including after accounting for AC noise on VIN, for the DLPA3000 to fully operate.
While 6.0 V is the min VIN voltage supported, TI recommends that the UVLO is never set below 6.21 V. 6.21 V gives margin above 6.0 V
to protect against the case where someone suddenly removes VIN’s power supply which causes the VIN voltage to drop rapidly. Failure
to keep VIN above 6.0 V before the mirrors are parked and VOFS, VRST, and VBIAS supplies are properly shut down can result in
permanent damage to the DMD. Since 6.21 V is 0.21 V above 6.0 V, when UVLO trips there is time for the DLPA3000 and DLPC343x
to park the DMD mirrors and do a fast shut down of supplies VOFS, VRST, and VBIAS. For whatever UVLO setting is used, if VIN’s power
supply is suddenly removed enough bulk capacitance should be included on VIN inside the projector to keep VIN above 6.0 V for at least
100us after UVLO trips.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
9
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Electrical Characteristics (continued)
over operating free-air temperature range. VIN = 12 V, TA = 0 to +70°C, typical values are at TA = 25°C, configuration
according to Typical Applications (VIN =12 V, IOUT = 6 A, LED, internal FETs) (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
12
20
UNIT
DMD - LDO DMD
VDRST_VIN
6
VDRST_5P5V
5.5
PGOOD
Power good DRST_5P5V
OVP
Overvoltage protection
DRST_5P5V
Regulator dropout
Regulator current limit
Rising
80%
Falling
60%
At 25 mA, VDRST_VIN= 5.5 V
(2)
300
V
V
7.2
V
56
mV
340
400
mA
DMD - REGULATOR
RDS(ON)
VFW
MOSFET ON-resistance
Forward voltage drop
Switch A (from DRST_5P5V to
DRST_HS_IND)
920
Switch B (from DRST_LS_IND to
DRST_PGND)
450
Switch C (from DRST_LS_IND to
DRST_VBIAS (2)), VDRST_LS_IND = 2 V, IF =
100 mA
1.21
Switch D (from DRST_LS_IND to
DRST_VOFFSET (2)), VDRST_LS_IND = 2 V,
IF = 100 mA
1.22
tDIS
Rail Discharge time
COUT= 1 µF
tPG
Power-good timeout
Not tested in production
ILIMIT
Switch current limit
mΩ
V
40
µs
15
ms
DMD type TRP
610
mA
Output voltage
DMD type TRP
10
V
DC output voltage accuracy
DMD type TRP, IOUT= 10 mA
DC Load regulation
DMD type TRP, IOUT= 0 to 10 mA
DC Line regulation
DMD type TRP, IOUT= 10 mA, DRST_VIN = 8
V to 20 V
VRIPPLE
Output ripple
DMD type TRP, IOUT= 10 mA, COUT= 1 µF
IOUT
Output current
DMD type TRP
VOFFSET rising
86%
PGOOD
Power-good threshold
(fraction of nominal output
voltage)
VOFFSET falling
66%
C
Output capacitor
VOFFSET REGULATOR
VOFFSET
DMD type TRP, recommended value (use
same value as output capacitor on VRESET)
-0.3
0.3
V
–10
V/A
–5
mV/V
200
0.1
mVpp
10
1
mA
µF
tDISCHARGE 5ms
Start main supply
DMD_VRESET
>10ms
>10ms
>10ms
Digital state machine control only
Figure 2. Powerup Timing
(1)
18
>10ms
1 to
320ms
0 to
320ms
Digital state machine & SPI control
(1)
Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under SPI control.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Feature Description (continued)
7.3.1.2 Monitoring
Several possible faults are monitored by the DLPA3000. If a fault has occurred and what kind of fault it is can be
read in register 0x0C. Subsequently, an interrupt can be generated if such a fault occurs. The fault conditions for
which an interrupt is generated can be configured individually in register 0x0D.
7.3.1.2.1 Block Faults
Fault conditions for several supplies can be observed such as the low voltage supplies (SUPPLY_FAULT).
ILLUM_FAULT monitors correct supply and voltage levels in the illumination block and DMD_FAULT monitors a
correct functioning DMD block. The PROJ_ON_INT bit indicates if PROJ_ON was asserted.
7.3.1.2.2 Low Battery and UVLO
Monitoring is also done on the battery voltage (input supply) by the low battery warning (BAT_LOW_WARN) and
battery low shutdown (BAT_LOW_SHUT) (see Figure 3). They warn for a low VIN supply voltage or automatically
shutdown the DLPA3000 when the VIN supply drops below a predefined level, respectively. The threshold levels
for these fault conditions can be set from 3.9 V to 18.4 V by writing to registers 0x10 (LOWBATT) and
0x11 (BAT_LOW_SHUT_UVLO). These threshold levels have hysteresis. This hysteresis depends on the
selected threshold voltage and is depicted in Figure 4. It is recommended to set the low battery voltage higher
than the under voltage lock out such that a warning is generated before the device goes into shutdown.
VINA 85
VREF
SYSPWR
1µ
16V
0x0C
BAT_LOW_SHUT
0x11
UVLO_SEL
AGND 86
0x0C
BAT_LOW_WARN
0x10
LOWBATT_SEL
Figure 3. Battery Voltage Monitoring
0.14
HYSTERESIS (V)
0.12
0.1
0.08
0.06
0.04
0.02
0
4
6
8
10
12
14
TRIM SETTING (V)
16
18
20
D002
Figure 4. Hysteresis on VLOW_BAT and VUVLO
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
19
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Feature Description (continued)
7.3.1.2.3 Auto LED Turn Off Functionality
The PAD devices can be supplied from either a battery pack or an adapter. The PAD devices use several
warning and detection levels, as indicated in the previous paragraphs, to prevent system damage in case the
supply voltage becomes too low or even interrupted.
Interruption of the supply voltage occurs when, for instance, the adapter is switched to another mains outlet. In
case a battery pack is installed, the system power control should switch at that moment to the battery pack. A
change of supply voltage from, for instance, 20 V to 8 V can occur, and thus the OVP level (which is ratio-metric;
see Ratio Metric Overvoltage Protection) could become lower than VLED. An OVP fault will be triggered and the
system will switch off.
The Auto_LED_Turn_Off functionality can be used to prevent the system from turning off in these circumstances.
This function disables the LEDs when the supply voltage drops below LED_AUTO_OFF_LEVEL (reg 0x18h). It is
advisable to have this level the same as the BAT_LOW_WARN level. When the Auto_LED_Turn_Off functionality
is enabled (reg 0x01h), once a supply voltage drop is detected to below LED_AUTO_OFF_LEVEL, the LEDs will
be switched off and the system should start sending lower current levels to have a lower VLED. After start using
lower currents, the LEDs can be switched on again by disabling AUTO_LED_TURN_OFF function. As a result,
the system can continue working at the lower supply voltage using a lower intensity. The system has to monitor
the BAT_LOW_WARN status, and once the mains adapter is plugged in again (seen by BAT_LOW_WARN
being low), the Auto_LED_Turn_Off functionality can be enabled again. Now the LED currents can be restored to
their original levels from before the supply voltage drop.
7.3.1.2.4 Thermal Protection
The chip temperature is constantly monitored to prevent overheating of the device. There are two levels of fault
condition (register 0x0C). The first is to warn for overheating (TS_WARN). This is an indication that the chip
temperature raises to a critical temperature. The next level of warning is TS_SHUT. This occurs at a higher
temperature than TS_WARN and will shutdown the chip to prevent permanent damage. Both temperature faults
have hysteresis on their levels to prevent rapid switching around the temperature threshold.
7.3.2 Illumination
The illumination function includes all blocks needed to generate light for the DLP system. In order to set
accurately the current through the LEDs a control loop is used (Figure 5). The intended LED current is set via
IDAC[9:0]. The Illumination driver controls the LED anode voltage VLED and as a result a current will flow through
one of the LEDs. The LED current is measured via the voltage across sense resistor RLIM. Based on the
difference between the actual and intended current, the loop controls the output of the buck converter (VLED)
higher or lower. Which LED conducts the current is controlled by switches P, Q, and R. The Openloop feedback
circuitry ensures that the control loop can be closed for cases when there is no path via the LED, for instance
when ILED= 0.
20
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Feature Description (continued)
SYSPWR
ILLUMINATION
DRIVER
A (B)
L
M
100n
16V
LDO
ILLUM
LOUT
COUT
VLED
³2SHQORRS´
feedback
circuitry
P
RGB
STROBE
DECODER
Q
R
IDAC[0:9]
RLIM
Figure 5. Illumination Control Loop
Within the illumination block, the following blocks can be distinguished:
• Programmable gain block
• LDO illum: analog supply voltage for internal illumination blocks.
• Illumination driver A: primary driver using internal FETs.
• Illumination driver B: secondary driver – for future purpose; will not be discussed.
• RGB stobe decoder: controls the on-off rhythm of the LEDs and measures the LED current.
7.3.2.1 Programmable Gain Block
The current through the LEDs is determined by a digital number stored in the respective IDAC registers 0x03h to
0x08h. These registers determine the LED current which is measured through the sense resistor RLIM. The
voltage across RLIM is compared with the current setting from the IDAC registers and the loop regulates the
current to its set value.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
21
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Feature Description (continued)
Gain
ILLUMINATION
Buck Converter
LOUT
VLED
rLED
COUT
RWIRE
RON
VRLIM
RLIM
Figure 6. Programmable Gain Block in the Illumination Control Loop
When current is flowing through an LED, a forward voltage is built up over the LED. The LED also represents a
(low) differential resistance, which is part of the load circuit for VLED. Together with the wire resistance (RWIRE)
and the RON resistance of the FET switch, a voltage divider is created with RLIM that is a factor in the loop gain of
the ILED control. Under normal conditions, the loop is able to produce a well-regulated LED current of up to 6 A.
Since this voltage divider is part of the control loop, care must be taken while designing the system.
When, for instance, two LEDs in series are connected, or when a relatively high wiring resistance is present in
the loop, the loop gain will reduce due to the extra attenuation caused by the increased series resistances of rLED
+ RWIRE +RON. As a result, the loop response time lowers. To compensate for this increased attenuation, the loop
gain can be increased by selecting a higher gain for the programmable gain block. The gain increase can be set
through register 0x25h [3:0].
Under normal circumstances, the default gain setting (00h) is sufficient. In case of a series, connection of two
LEDs setting 01h or 02h might suffice.
As discussed before, wiring resistance also impacts the control-loop performance. It is advisable to prevent
unnecessary large-wire length in the loop. Keeping wiring resistance as low as possible is good for efficiency
reasons. In case wiring resistance still impacts the response time of the loop, an appropriate setting of the gain
block can be selected. The same goes for connector resistance and PCB tracks. Keep in mind that basically
every mΩ counts. Following these precautions will help get a proper functioning of the ILED current loop.
7.3.2.2 LDO Illum
This regulator is dedicated to the illumination block and provides an analog supply of 5.5 V to the internal
circuitry. It is recommended to use 1-µF capacitors on both the input and output of the LDO.
7.3.2.3 Illumination Driver A
The illumination driver of the DLPA3000 is a buck converter with two internal low-ohmic N-channel FETs (see
Figure 7). The theory of operation of a buck converter is explained in Understanding Buck Power Stages in
Switchmode Power Supplies (SLVA057). For proper operation, selection of the external components is very
important, especially the inductor LOUT and the output capacitor COUT. For best efficiency and ripple performance,
an inductor and capacitor should be chosen with low equivalent series resistance (ESR).
22
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Feature Description (continued)
29 ILLUM_A_FB
30 ILLUM_A_VIN
SYSPWR
28 ILLUM_A_BOOST
2x22µ
16V
L
ILLUMINATION
DRIVER
A
100n
16V
31 ILLUM_A_SW
LOUT
2.7µH
9A
M
32 ILLUM_A_PGND
VLED
COUT
2x22µ
6.3V
Low_ESR
Figure 7. Typical Illumination Driver Configuration
Several factors determine the component selection of the buck converter, such as input voltage (SYSPWR),
desired output voltage (VLED) and the allowed output current ripple. Configuration starts with selecting the
inductor LOUT.
The value of the inductance of a buck power stage is selected such that the peak-to-peak ripple current flowing
in the inductor stays within a certain range. Here, the target is set to have an inductor current ripple, kI_RIPPLE,
less than 0.3 (30%). The minimum inductor value can be calculated given the input and output voltage, output
current, switching frequency of the buck converter (ƒSWITCH= 600 kHz) and inductor ripple of 0.3 (30%):
L OUT
VOUT
˜ ( VIN VOUT )
VIN
k I _ RIPPLE ˜ IOUT ˜ fSWITCH
(1)
Example: VIN= 12 V, VOUT= 4.3 V, IOUT= 6 A results in an inductor value of LOUT= 2.7 µH
Once the inductor is selected, the output capacitor COUT can be determined. The value is calculated using the
fact that the frequency compensation of the illumination loop has been designed for an LC-tank resonance
frequency of 15 kHz:
1
15kHz
fRES
2 ˜ S ˜ L OUT ˜ COUT
(2)
Example: COUT= 41.7 µF given that LOUT= 2.7 µH. A practical value is 2 × 22 µF. Here a parallel connection of
two capacitors is chosen to lower the ESR even further.
The selected inductor and capacitor determine the output voltage ripple. The resulting output voltage ripple
VLED_RIPPLE is a function of the inductor ripple kI_RIPPLE, output current IOUT, switching frequency ƒSWITCH and the
capacitor value COUT:
k I _ RIPPLE ˜ IOUT
VLED _ RIPPLE
8 ˜ fSWITCH ˜ COUT
(3)
Example: kI_RIPPLE= 0.3, IOUT= 6 A, ƒSWITCH= 600 kHz and COUT= 44 µF results in an output voltage ripple of
VLED_RIPPLE= 8.5 mVpp
As can be seen, this is a relative small ripple.
It is strongly advised to keep the capacitance value low. The larger the capacitor value the more energy is
stored. In case of a VLED going down, stored energy needs to be dissipated. This might result in a large
discharge current. For a VLED step down from V1 to V2, while the LED current was I1. The theoretical peak
reverse current is:
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
23
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Feature Description (continued)
I2,MAX =
COUT
´ V12 - V22 + I12
LOUT
(
)
(4)
For the single-LED case, it is advised to keep COUT at maximum 44µF.
Two other components need to be selected in the buck converter. The value of the input-capacitor (pin
ILLUM_A_VIN) should be equal to or greater than the selected output capacitance COUT, in this case >44 µF.
The capacitor between ILLUM_A_SWITCH and ILLUM_A_BOOST is a charge pump capacitor to drive the high
side FET. The recommended value is 100 nF.
7.3.2.4 RGB Strobe Decoder
The DLPA3000 contains circuitry to sequentially control the three color-LEDs (red, green and blue). This circuitry
consists of three NMOS switches, the actual strobe decoder, and the LED current control (Figure 8). The NMOS
switches are connected to the cathode terminals of the external LED package and turn the currents through the
LEDs on and off.
From ILLUM_A_FB
(VLED)
19 CH1_GATE_CTRL
From LDO_ILLUM
20 CH2_GATE_CTRL
21 CH3_GATE_CTRL
9,10 CH1_SWITCH
17,18 CH2_SWITCH
P
24,25 CH3_SWITCH
Q
RGB
STROBE
DECODER
R
11,16 RLIM_1
22,23 RLIM_2
15 RLIM_K_1
14 RLIM_BOT_K_1
13 RLIM_K_2
25m
1W
12 RLIM_BOT_K_2
60 CH_SEL_0
61 CH_SEL_1
From host
From host
Figure 8. Switch Connection for a Common-Anode LED assembly
The NMOS FET’s P, Q and R are controlled by the CH_SEL_0 and CH_SEL_1 pins. CH_SEL[1:0] typically
receive a rotating code switching from RED to GREEN to BLUE and then back to RED. The relation between
CH_SEL[0:1] and which switch is closed is indicated in Table 1.
24
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Feature Description (continued)
Table 1. Switch Positions for Common Anode RGB LEDs
SWITCH
PINS CH_SEL[1:0
IDAC REGISTER
P
Q
R
00
Open
Open
Open
N/A
01
Closed
Open
Open
0x03 and 0x04 SW1_IDAC[9:0]
10
Open
Closed
Open
0x05 and 0x06 SW2_IDAC[9:0]
11
Open
Open
Closed
0x07 and 0x08 SW3_IDAC[9:0]
Besides enabling one of the switches, CH_SEL[1:0] also selects a 10-bit current setting for the control IDAC that
is used as the set current for the LED. This set current together with the measured current through RLIM is used
to control the illumination driver to the appropriate VLED. The current through the 3 LEDs can be set
independently by registers 0x03 to 0x08 (Table 1).
Each current level can be set from off to 150mV/RLIM in 1023 steps:
Led current( A ) 0 for bit value 0
Led current( A )
Bit value
1024
1 150mV
˜
for bit value
RLIM
1 to 1023
(5)
The maximum current for RLIM= 25 mΩ is thus 6 A.
7.3.2.4.1 Break Before Make (BBM)
The switching of the three LED NMOS switches (P, Q, and R) is controlled such that a switch is returned to the
OPEN position first before the subsequent switch is set to the CLOSED position (BBM). (See Figure 9.) The
dead time between opening and closing switches is controlled through the BBM register (0x0E). Switches that
already are in the CLOSED position and are to remain in the CLOSED state are not opened during the BBM
delay time.
ILED
BBM dead time (0x0E)
P
Q
R
P
Figure 9. BBM Timing
7.3.2.4.2 Openloop Voltage
Several situations exist in which the control loop for the buck converter via the LED is not present. In order to
prevent the output voltage of the buck converter to run-away, the loop is closed by means of an internal resistive
divider (see Figure 5 - Openloop feedback circuitry). Situations in which the openloop voltage control is active:
• During the BBM period. Transitions from one LED to another implies that during the BBM time all LEDs are
off.
• Current setting for all three LEDs is 0.
It is advised to set the openloop voltage to about the lowest LED forward voltage. The openloop voltage can be
set between 3 V and 18 V in steps of 1 V through register 0x18.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
25
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
7.3.2.4.3 Transient Current Limit
Current
overshoot
SW_IDAC
TIME
RED LED CURRENT (mA)
RED LED CURRENT (mA)
Typically the forward voltages of the GREEN and BLUE diodes are close to each other (about 3 V to 5 V)
however the forward voltage of the red diode is significantly lower (2 V to 4 V). This can lead to a current spike in
the RED diode when the strobe controller switches from green or blue to red. This happens because VLED is
initially at a higher voltage than required to drive the red diode. DLPA3000 provides transient current limiting for
each switch to limit the current in the LEDs during the transition. The transient current limit value is controlled
through register 0x02 (ILLUM_ILIM). In a typical application it is required only for the RED diode. The value for
ILLUM_ILIM should be set at least 20% higher than the DC regulation current. Register 0x02
(ILLUM_SW_ILIM_EN) contains three bits to select which switch employs the transient current limiting feature.
The effect of the transient current limit on the LED current is shown in Figure 10.
Transient current
limit active
ILLUM_ILIM
SW_IDAC
TIME
Figure 10. LED Current Without (Left) and With (Right) Transient Current Limit
7.3.2.5 Illumination Monitoring
The illumination block is continuously monitored for system failures to prevent damage to the DLPA3000 and
LEDs. Several possible failures are monitored, such as a broken control loop and a too high or too low output
voltage VLED. The overall illumination fault bit is in register 0x0C (ILLUM_FAULT). If any of the below failures
occur, the ILLUM_FAULT bit may be set high:
• ILLUM_BC1_PG_FAULT
• ILLUM_BC1_OV_FAULT
Where PG is power good and OV is overvoltage.
7.3.2.5.1 Power Good
Both the Illumination driver and the Illumination LDO have a power good indication. The power good for the
driver indicates if the output voltage (VLED) is within a defined window indicating that the LED current has
reached the set point. If, for some reason, the LED current cannot be controlled to the intended value, this fault
occurs. Subsequently, bit ILLUM_BC1_PG_FAULT in register 0x27 is set high. The illumination LDO output
voltage is also monitored. When the power good of the LDO is asserted, it implies that the LDO voltage is below
a pre-defined minimum of 80% (rising) or 60% (falling) edge. The power good indication for the LDO is in register
0x27 (V5V5_LDO_ILLUM_PG_FAULT).
7.3.2.5.2 Ratio Metric Overvoltage Protection
The DLPA3000 illumination driver LED outputs are protected against open circuit use. In case no LED is
connected and the PAD device is instructed to set the LED current to a specific level, the LED voltage
(ILLUM_A_FB) will quickly rise and potentially rail to VIN. This should be prevented. The OVP protection circuit
triggers once VLED crosses a predefined level. As a result the DLPA3000 will be switched off.
26
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
The same protection circuit is triggered in case the supply voltage (VINA) will become too low to have the
DLPA3000 work properly given the VLED level. This protection circuit is constructed around a comparator that will
sense both the LED voltage and the VINA supply voltage. The fraction of the VINA is connected to the minus input
of the comparator while the fraction of the VLED voltage is connected to the plus input. Triggering occurs when
the plus input rises above the minus input and an OVP fault is set. The fraction of the VINA must be set between
1 V and 4 V to ensure proper operation of the comparator.
ILLUM_A_FB
(VLED)
Settings:
reg 0x19h [4:0]
VLED / VLED_RATIO
VINA
Settings:
reg 0x0Bh [4:0]
+
OVP_trigger
VINA / VINA_RATIO
1V< VIN- 1ms
Load EEPROM
Start digital supply
Start main supply
>5ms
Wakeup
Stop
Regulating
>10ms
>10ms
>10ms
>10ms
25ms
VOFS
VBIAS
STATE
STATE
DURATION DURATION
0x10[7:5]
0x11[7:5]
Digital state machine control only
10ms
1ms
10ms
120µs
Digital state machine & SPI control
Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under
SPI control.
Figure 18. Power Sequence Normal Shutdown Mode
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
33
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
SYSPWR
Initiated by DLPC
PROJ_ON
SUP_5P0V
SUP_2P5V
PWR_5P5V
DRST_5P5V
ILLUM_5P5V
PWR_1
Supplies are not turned off,
Unless PROJ_ON is set Low
PWR_2
PWR_3
PWR_4
PWR_5
PWR_6
PWR_7
Initiated by
FAULT
INT_Z
RESET_Z
Initiated by
DLPC via SPI
DMD_EN
(INTERNAL SIGNAL)
DMD_VOFFSET
DMD_VBIAS
>10ms
>10ms
Digital state machine control only
Digital state machine & SPI control
In case fault resolves
VOFS
Delay
0x0F
[7:4]
VBIAS
Delay
0x0F
[3:0]
VOFS
VBIAS
STATE
STATE
DURATION DURATION
0x10[7:5]
0x11[7:5]
VOFS
Delay
0x0F
[7:4]
VOFS
Delay
0x0F
[7:4]
120µs
Discharge
>10ms
Stop Regulation
>1ms
>10ms
Fault Occurs
Analog start
Load EEPROM
Start digital supply
Wakeup
>5ms
Start main supply
DMD_VRESET
(INT_Z remains low until cleared)
A.
Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under
SPI control.
Figure 19. Power Sequence Fault Fast Shutdown Mode
34
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
7.3.3.3 DMD/DLPC Buck Converters
Each of the two DMD buck converters creates a supply voltage for the DMD and/or the DLPC. The values of the
voltages for the TRP-type of DMD and DLPC used, for instance:
• TRP DMD+DLPC3438: 1.1 V (DLPC) and 1.8 V (DLPC/DMD)
The topology of the buck converters is the same as the general purpose buck converters discussed later in this
document. To configure the inductor and capacitor, see Buck Converters.
A typical configuration is 3.3 µH for the inductor and 2 × 22 µF for the output capacitor.
97 PWR1_BOOST
96 PWR1_VIN
H
DMD/DLPC
PWR1
I
95 PWR1_SWITCH
93
PWR1_PGND
100n
6.3V
SYSPWR
RSN1 CSN1
2x10µ
16V
3.3µH
3A
94 PWR1_FB
V_DMD-DLPC-1
2x22µ
6.3V
Low_ESR
76 PWR2_BOOST
75 PWR2_VIN
J
DMD/DLPC
PWR2
K
74 PWR2_SWITCH
73 PWR2_PGND
100n
6.3V
SYSPWR
RSN2 CSN2
2x10µ
16V
3.3µH
3A
72 PWR2_FB
V_DMD-DLPC-2
2x22µ
6.3V
Low_ESR
Figure 20. DMD/DLPC Buck Converters
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
35
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
7.3.3.4 DMD Monitoring
The DMD block is continuously monitored for failures to prevent damage to the DLPA3000 and/or the DMD.
Several possible failures are monitored such that the DMD voltages can be guaranteed. Failures could be, for
instance, a broken control loop or a too-high or too-low converter output voltage. The overall DMD fault bit is in
register 0x0C, DMD_FAULT. If any of the failures in Table 2 occur, the DMD_FAULT bit will be set high.
Table 2. DMD FAULT Indication
POWER GOOD (REGISTER 0x29)
BLOCK
REGISTER BIT
THRESHOLD
HV Regulator
DMD_PG_FAULT
DMD_RESET: 90%,
DMD_OFFSET and DMD_VBIAS: 86% rising, 66% falling
PWR1
BUCK_DMD1_PG_FAULT
Ratio: 72%
PWR2
BUCK_DMD2_PG_FAULT
Ratio: 72%
PWR3 (LDO_2)
LDO_GP2_PG_FAULT /
LDO_DMD1_PG_ FAULT
80% rising, 60% falling
PWR4 (LDO_1)
LDO_GP1_PG_FAULT /
LDO_DMD1_PG_ FAULT
80% rising, 60% falling
OVER-VOLTAGE (REGISTER 0x2A)
BLOCK
REGISTER BIT
THRESHOLD (V)
PWR1
BUCK_DMD1_OV_FAULT
Ratio: 120%
PWR2
BUCK_DMD2_OV_FAULT
Ratio: 120%
PWR3 (LDO_2)
LDO_GP2_OV_FAULT /
LDO_DMD1_OV_FAULT
7
PWR4 (LDO_1)
LDO_GP1_OV_FAULT /
LDO_DMD1_OV_FAULT
7
7.3.3.4.1 Power Good
The DMD HV regulator, DMD buck converters, DMD LDOs and the LDO_DMD that supports the HV regulator, all
have a power good indication.
The DMD HV regulator is continuously monitored to check if the output rails DMD_RESET, DMD_VOFFSET and
DMD_VBIAS are in regulation. If either one of the output rails drops out of regulation (for example, due to a
shorted output or overloading), the DMD_ PG_FAULT bit in register 0x29 is set. The threshold for DMD_RESET
is 90% and the thresholds for DMD_OFFSET and DMD_VBIAS are 86% (rising edge) and 66% (falling edge).
The power good signal for the two DMD buck converters indicate if their output voltage (PWR1_FB and
PWR2_FB) are within a defined window. The relative power good ratio is 72%. This means that if the output
voltage is below 72% of the set output voltage, the power good bit is asserted. The power good bits are in
register 0x29, BUCK_DMD1_PG_FAULT and BUCK_DMD2_PG_FAULT.
DMD_LDO1 and DMD_LDO2 output voltages are also monitored. When the power good fault of the LDO is
asserted, it implies that the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value.
The power good indication for the LDOs is in register 0x29, LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT
and LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT.
The LDO_DMD used for the DMD HV regulator has its own power good signaling. The power good fault of the
LDO_DMD is asserted if the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value.
The power good indication for this LDO is in register 0x29, V5V5_LDO_DMD_PG_FAULT.
7.3.3.4.2 Overvoltage Fault
An overvoltage fault occurs when an output voltage rises above a pre-defined threshold. Overvoltage faults are
indicated for the DMD buck converters, DMD LDOs and the LDO_DMD supporting the DMD HV regulator. The
overvoltage fault of LDO1 and LDO2 are not incorporated in the overall DMD_FAULT when the LDOs are used
as general purpose LDOs. Table 2 provides an overview of the possible DMD overvoltage faults and their
threshold levels.
36
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
7.3.4 Buck Converters
The DLPA3000 contains three general purpose buck converters and a supporting LDO (LDO_BUCKS). The
three programmable 8-bit buck converters can generate a voltage between 1 V and 5 V and have an output
current limit of 3 A. One of the buck converters and the LDO_BUCKS is depicted in Figure 21.
The two DMD/DLPC buck converters discussed earlier in the DMD section have the same architecture as these
three buck converters and can be configured in the same way.
83 PWR_VIN
LDO
BUCKS
1µ/16V
SYSPWR
84 PWR_5P5V
1µ/6.3V
PWRx_BOOST
PWRx_VIN
General Purpose
BUCKx
PWRx_SWITCH
PWRx_PGND
PWRx_FB
100n
6.3V
SYSPWR
RSNx CSNx
2x10µ
16V
LOUT
3.3µH
3A
V_OUT
COUT
2x22µ
6.3V
Low_ESR
Figure 21. Buck Converter
7.3.4.1 LDO Bucks
This regulator supports the 3 general purpose buck converters and the two DMD/DLPC buck converters and
provides an analog voltage of 5.5 V to the internal circuitry. It is recommended to use a 1 µF/16 V capacitor on
the input and a 1 µF/6.3 V capacitor on the output of the LDO.
7.3.4.2 General Purpose Buck Converters
The three buck converters are for general purpose usage (Figure 21). Each of the converters can be enabled or
disabled through register 0x01 bit:
• BUCK_GP1_EN
• BUCK_GP2_EN
• BUCK_GP3_EN
The output voltages of the converters are configurable between 1 V and 5 V with an 8-bit resolution. This can be
done through registers 0x13, 0x14, and 0x15.
General Purpose Buck2 (PWR6) has a current capability of 2 A. Other General Purpose Buck converters (PWR5,
7) are not supported at this time; they will become available in the future.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
37
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
The buck converters can operate in two switching modes: normal (600-kHz switching frequency) mode and the
skip mode. The skip mode is designed to increase light load efficiency. As the output current decreases from
heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley
touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes.
The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further
decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it
was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller
load current to the level of the reference voltage. The skip mode can be enabled or disabled per buck converter
in register 0x16.
The theory of operation of a buck converter is explained in Understanding Buck Power Stages in Switchmode
Power Supplies (SLVA057). This section will therefore be limited to the component selection. For proper
operation, selection of the external components is very important, especially the inductor LOUT and the output
capacitor COUT. For best efficiency and ripple performance, an inductor and capacitor should be chosen with low
equivalent series resistance (ESR).
The component selection of the buck converter is mainly determined by the output voltage. Table 3 shows the
recommended value for inductor LOUT and capacitor COUT for a given output voltage.
Table 3. Recommended Buck Converter LOUT and COUT
LOUT (µH)
VOUT (V)
COUT (µF)
MIN
TYP
MAX
MIN
MAX
1 - 1.5
1.5
2.2
4.7
22
68
1.5 - 3.3
2.2
3.3
4.7
22
68
3.3 - 5
3.3
4.7
22
68
The inductor peak-to-peak ripple current, peak current, and RMS current can be calculated using Equation 6,
Equation 7, and Equation 8 respectively. The inductor saturation current rating must be greater than the
calculated peak current. Likewise, the RMS or heating current rating of the inductor must be greater than the
calculated RMS current. The switching frequency of the buck converter is approximately 600 kHz (ƒSWITCH).
VOUT
˜ ( VIN _ MAX VOUT )
VIN _ MAX
IL _ OUT _ RIPPLE _ P P
L OUT ˜ fSWITCH
(6)
IL _ OUT
_ PEAK
IL _ OUT(RMS)
IL _ OUT
IL _ OUT
IL _ OUT 2
_ RIPPLE _ P P
2
1
˜ IL _ OUT _ RIPPLE _ P
12
(7)
2
P
(8)
The capacitor value and ESR determines the level of output voltage ripple. The buck converter is intended for
use with ceramic or other low ESR capacitors. Recommended values range from 22 to 68 μF. Equation 9 can be
used to determine the required RMS current rating for the output capacitor.
VOUT ˜ ( VIN VOUT )
IC _ OUT (RMS)
12 ˜ VIN ˜ L OUT ˜ fSWITCH
(9)
Two other components need to be selected in the buck converter configuration. The value of the input-capacitor
(pin PWRx_VIN) should be equal or greater than halve the selected output capacitance COUT. In this case CIN 2
× 10 µF is sufficient. The capacitor between PWRx_SWITCH and PWRx_BOOST is a charge pump capacitor to
drive the high side FET. The recommended value is 100 nF.
Since the switching edges of the buck converter are relatively fast, voltage overshoot and ringing can become a
problem. To overcome this problem a snubber network is used. The snubber circuit consists of a resistor and
capacitor that are connected in series from the switch node to ground. The snubber circuit is used to damp the
parasitic inductances and capacitances during the switching transitions. This circuit reduces the ringing voltage
and also reduces the number of ringing cycles. The snubber network is formed by RSNx and CSNx. More
information on controlling switch-node ringing in synchronous buck converters and configuring the snubber can
be found in Analog Application Journal 2Q 2012 (SLYT464).
38
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
7.3.4.3 Buck Converter Monitoring
The buck converter block is continuously monitored for system failures to prevent damage to the DLPA3000 and
peripherals. Several possible failures are monitored such as a too-high or too-low output voltage. The possible
faults are summarized in Table 4.
Table 4. Buck Converter Fault Indication
POWER GOOD (REGISTER 0X27)
BLOCK
REGISTER BIT
THRESHOLD (RISING EDGE)
Gen.Buck1
BUCK_GP1_PG_FAULT
Ratio 72%
Gen.Buck2
BUCK_GP2_PG_FAULT
Ratio 72%
Gen.Buck3
BUCK_GP3_PG_FAULT
Ratio 72%
OVERVOLTAGE (REGISTER 0X28)
Gen.Buck1
BUCK_GP1_OV_FAULT
Ratio 120%
Gen.Buck2
BUCK_GP2_OV_FAULT
Ratio 120%
Gen.Buck3
BUCK_GP3_OV_FAULT
Ratio 120%
7.3.4.3.1 Power Good
The buck converters as well as the supporting LDO_BUCK have a power good indication. Each buck converter
has a separate indication.
The power good for the three buck converters indicate if their output voltage (PWR5,6,7_FB) is within a defined
window. The relative power good ratio is 72%. This means that if the output voltage is below 72% of the set
voltage the PG_fault bit is set high. The power good bits of the buck converters are in register 0x27 bit:
• BUCK_GP1_PG_FAULT for BUCK1 (PWR5)
• BUCK_GP2_PG_FAULT for BUCK2 (PWR6)
• BUCK_GP3_PG_FAULT for BUCK3 (PWR7)
The LDO_BUCKS that supports the buck converters has its own power good indication. The power good of the
LDO_BUCKS is asserted if the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended
value. The power good indication for the LDO_BUCKS is in register 0x29, V5V5_LDO_BUCK_PG_FAULT.
7.3.4.3.2 Overvoltage Fault
An overvoltage fault occurs when an output voltage rises above a pre-defined threshold. Overvoltage faults are
indicated for the buck converters, and LDO_BUCKS. The overvoltage fault of the LDO_BUCKS is asserted if the
LDO voltage is above 7.2 V and can be found in register 0x2A, V5V5_LDO_BUCK_OV_FAULT. The overvoltage
of the general purpose buck converters is 120% of the set value and can be read through register 0x28,
BUCK_GP1,2,3_OV_FAULT.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
39
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
7.3.4.4 Buck Converter Efficiency
An overview of the efficiency of the buck converter for an input voltage of 12 V is provided in Figure 22. The
efficiency is shown for several output voltage levels where the load current is swept.
100
100
95
95
90
90
85
85
EFFICIENCY (%)
EFFICIENCY (%)
Figure 23 depicts the buck converter efficiency versus input voltage (VIN) for a load current (IOUT) of 1 A for
various output voltage levels (VOUT).
80
75
70
VOUT = 1V
VOUT = 2V
VOUT = 3V
VOUT = 4V
VOUT = 5V
65
60
55
0.3
0.6
0.9
1.2
1.5 1.8
IOUT (A)
Submit Documentation Feedback
70
VOUT = 1V
VOUT = 2V
VOUT = 3V
VOUT = 4V
VOUT = 5V
65
55
2.1
2.4
2.7
3
3.3
D001
Figure 22. Buck Converter Efficiency vs IOUT (VIN = 12 V)
40
75
60
50
0
80
50
6
8
10
12
14
VIN (V)
16
18
20
D001
Figure 23. Buck Converter Efficiency vs VIN (IOUT = 1 A)
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
7.3.5 Auxiliary LDOs
LDO_1 and LDO_2 are the two auxiliary LDOs that can freely be used by an additional external application. All
other LDOs are for internal usage only and should not be loaded. LDO1 (PWR4) is a fixed voltage of 3.3 V, while
LDO2 (PWR3) is a fixed voltage of 2.5 V. Both LDOs are capable to deliver 200 mA.
7.3.6 Measurement System
The measurement system (Figure 24) is designed to sense internal and external nodes and convert them to
digital by the implemented AFE comparator. The AFE can be enabled through register 0x0A, AFE_EN. The
reference signal for this comparator, ACMPR_REF, is a low pass filtered PWM signal coming from the DLPC. To
be able to cover a wide range of input signals, a variable gain amplifier (VGA) is added with 3 gain settings (1x,
9.5x, and 18x). The gain of the VGA can be set through register 0x0A, AFE_GAIN. The maximum input voltage
of the VGA is 1.5 V. However, some of the internal voltages are too large to be handled by the VGA and are
divided down first.
From host
ACMPR_REF 82
ACMPR_IN_LABB 80
ACMPR_LABB_SAMPLE 55
From light sensor
From temperature sensor
ACMPR_IN_1 77
ACMPR_IN_2 78
S/H
SYSPWR/xx
ILLUM_A_FB/xx
ILLUM_B_FB/xx
CH1_SWITCH
CH2_SWITCH
CH3_SWITCH
RLIM_K1
RLIM_K2
VREF_1V2
VOTS
VPROG1/12
VPROG2/12
V_LABB
ACMPR_IN_1
ACMPR_IN_2
ACMPR_IN_3
MUX
81 ACMPR_OUT
To host
AFE
AFE_SEL[3:0]
AFE_GAIN [1:0]
ACMPR_IN_3 79
Figure 24. Measurement System
The multiplexer (MUX) connects to a wide range of nodes. Selection of the MUX input can be done through
register 0x0A, AFE_SEL. Signals that can be selected:
• System input voltage, SYSPWR
• LED anode cathode voltage, ILLUM_A_FB
• LED cathode voltage, CHx_SWITCH
• V_RLIM to measure LED current
• Internal reference, VREF_1V2
• Die temperature represented by voltage VOTS
• EEPROM programming voltage, VPROG1,2/12
• LABB sensor, V_LABB
• External sense pins, ACMPR_IN_1,2,3
The system input voltage SYSPWR can be measured by selecting the SYSPWR/xx input of the MUX. Before the
system input voltage is supplied to the MUX, the voltage needs to be divided. This is because the variable gain
amplifier (VGA) can handle voltages up to 1.5 V, whereas the system voltage can be as high as 20 V. The
division is done internally in the DLPA3000. The division factor selection (VIN division factor) is combined with the
AUTO_LED_TURN_OFF functionality of the illumination driver and can be set through register 0x18,
ILLUM_LED_AUTO_OFF_SEL.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
41
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
The LED voltages can be monitored by measuring both the common anode of the LEDs as well as the cathode
of each LED individually. The LED anode voltage (VLED) is measured by sensing the feedback pin of the
illumination driver (ILLUM_A_FB). Like the SYSPWR, the LED anode voltage needs to be divided before feeding
it to the MUX. The division factor is combined with the overvoltage fault level of the illumination driver and can be
set through register 0x19, VLED_OVP_VLED_RATIO. The cathode voltages CH1,2,3_SWITCH are fed directly
to the MUX without division factor.
The LED current can be determined by knowing the value of sense resistor RLIM and the voltage across the
resistor. The voltage at the top-side of the sense resistor can be measured by selecting MUX-input RLIM_K1.
The bottom-side of the resistor is connected to GND.
VOTS is connected to an on-chip temperature sensor. The voltage is a measure for the junction temperature of
the chip: Temperature (°C) = 300 × VOTS (V) –270
For storage of trim bits, but also for the USER EEPROM bytes (0x30 to 0x35), the DLPA3000 has two EEPROM
blocks. The programming voltage of EEPROM block 1 and 2 can be measured through MUX input VPROG1/12
and VPROGR2/12, respectively. The EEPROM programming voltage is divided by 12 before it is supplied to the
MUX to prevent a too-large voltage on the MUX input. The EEPROM programming voltage is ≈12 V.
LABB is a feature that stands for Local Area Brightness Boost. LABB locally increases the brightness while
maintaining good contrast and saturation. The sensor needed for this feature should be connected to pin
ACMPR_IN_LABB. The light sensor signal is sampled and held such that it can be read independently of the
sensor timing. To use this feature, it should be ensured that:
• The AFE block is enabled (0x0A, AFE_EN = 1)
• The LABB input is selected (0x0A, AFE_SEL=3h)
• The AFE gain is set appropriately to have AFE_Gain x VLABB < 1.5 V (0x0A, AFE_GAIN)
Sampling of the signal can be done through one of the following methods:
1. Writing to register 0x0B by specifying the sample time window (TSAMPLE_SEL) and set bit
SAMPLE_LABB=1 to start sampling. The SAMPLE_LABB bit in register 0x0B is automatically reset to 0 at
the end of the sample period to be ready for a next sample request.
2. Use the input ACMPR_LABB_SAMPLE-pin as a sample signal. As long as this signal is high, the signal on
ACMPR_IN_LABB is tracked. Once the ACMP_LABB_SAMPLE is set low again, the value at that moment
will be held.
ACMPR_IN_1,2,3 can measure external signals from for instance a light sensor or a temperature sensor. It
should be ensured that the voltage on the input does not exceed 1.5 V.
7.3.7 Digital Control
This section discusses the serial protocol interface (SPI) of the DLPA3000, as well as the interrupt handling,
device shutdown, and register protection.
7.3.7.1 SPI
The DLPA3000 provides a 4-wire SPI port that supports two SPI clock frequency modes: 0 MHz to 36 MHz, and
20 MHz to 40MHz. The clock frequency mode can be set in register 0x17, DIG_SPI_FAST_SEL. The interface
supports both read and write operations. The SPI_SS_Z input serves as the active low chip select for the SPI
port. The SPI_SS_Z input must be forced low for writing to or reading from registers. When SPI_SS_Z is forced
high, the data at the SPI_MOSI input is ignored, and the SPI_MISO output is forced to a high-impedance state.
The SPI_MOSI input serves as the serial data input for the port; the SPI_MISO output serves as the serial data
output. The SPI_CLK input serves as the serial data clock for both the input and output data. Data at the
SPI_MOSI input is latched on the rising edge of SPI_CLK, while data is clocked out of the SPI_MISO output on
the falling edge of SPI_CLK. Figure 25 illustrates the SPI port protocol. Byte 0 is referred to as the command
byte, where the most significant bit is the write/not-read bit. For the W/nR bit, a 1 indicates a write operation,
while a 0 indicates a read operation. The remaining seven bits of the command byte are the register address
targeted by the write or read operation. The SPI port supports write and read operations for multiple sequential
register addresses through the implementation of an auto-increment mode. As shown in Figure 25, the autoincrement mode is invoked by simply holding the SPI_SS_Z input low for multiple data bytes. The register
address is automatically incremented after each data byte transferred, starting with the address specified by the
command byte. After reaching address 0x7Fh, the address pointer jumps back to 0x00h.
42
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Set SPI_CS_Z=1 here to write/read one register location
SPI_SS_Z
Hold SPI_CS_Z=0 to enable auto-increment mode
Header
SPI_MOSI
Register Data (write)
Byte0
Byte1
Byte2
Byte3
ByteN
Register Data (read)
SPI_MISO
Data for A[6:0]
Data for A[6:0]+1
Data for A[6:0]+(N-2)
SPI_CLK
Byte0
Byte1
Set high for write, low for read
SPI_MOSI
W/nR
A6
A5
A4
A3
A2
A1
A0
N7
N6
N5
N4
N3
N2
N1
N0
Register Address
SPI_CLK
Figure 25. SPI Protocol
7.3.7.2 Interrupt
The DLPA3000 has the capability to flag for several faults in the system, such as overheating, low battery, power
good, and overvoltage faults. If a certain fault condition occurs, one or more bits in the interrupt register (0x0C)
will be set. The setting of a bit in register 0x0C will trigger an interrupt event, which will pulldown the INT_Z pin.
Interrupts can be masked by setting the respective MASK bits in register 0x0D. Setting a MASK bit will prevent
that the INT_Z is pulled low for the particular fault condition. Some high-level faults are composed of multiple
low-level faults. The high-level faults can be read in register 0x0C, while the lower-level faults can be read in
registers 0x027 through 0x2A. An overview of the faults and how they are related is given in Table 5.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
43
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Table 5. Interrupt Registers
HIGH-LEVEL
MID-LEVEL
LOW-LEVEL
DMD_PG_FAULT
BUCK_DMD1_PG_FAULT
BUCK_DMD1_OV_FAULT
BUCK_DMD2_PG_FAULT
DMD_FAULT
BUCK_DMD2_OV_FAULT
LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT
LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT
LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT
SUPPLY_FAULT
LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT
BUCK_GP1_PG_FAULT
BUCK_GP1_OV_FAULT
BUCK_GP2_PG_FAULT
BUCK_GP2_OV_FAULT
BUCK_GP3_PG_FAULT
BUCK_GP3_OV_FAULT
ILLUM_BC1_PG_FAULT
ILLUM_FAULT
ILLUM_BC1_OV_FAULT
ILLUM_BC2_PG_FAULT
ILLUM_BC2_OV_FAULT
PROJ_ON_INT
BAT_LOW_SHUT
BAT_LOW_WARN
TS_SHUT
TS_WARN
7.3.7.3 Fast-Shutdown in Case of Fault
The DLPA3000 has two shutdown modes: a normal shutdown initiated after pulling PROJ_ON level low, and a
fast power-down mode. The fast power-down feature can be enabled or disabled through register 0x01,
FAST_SHUTDOWN_EN. By default, the mode is enabled.
When the fast power-down feature is enabled, a fast shutdown is initiated for specific faults. This shutdown
happens autonomously from the DLPC. The DLPA3000 enters the fast shutdown mode only for specific faults,
thus not for all the faults flagged by the DLPA3000. The faults for which the DLPA3000 goes into fast-shutdown
are listed in Table 6.
44
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Table 6. Faults hat Trigger a Fast-Shutdown
HIGH-LEVEL
LOW-LEVEL
BAT_LOW_SHUT
TS_SHUT
DMD_PG_FAULT
BUCK_DMD1_PG_FAULT
BUCK_DMD1_OV_FAULT
BUCK_DMD2_PG_FAULT
DMD_FAULT
BUCK_DMD2_OV_FAULT
LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT
LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT
LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT
LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT
ILLUM_FAULT
ILLUM_BC1_OV_FAULT
ILLUM_BC2_OV_FAULT
7.3.7.4 Protected Registers
By default, all regular USER registers are writable, except for the READ ONLY registers. Registers can be
protected though to prevent accidental write operations. By enabling the protecting, only USER registers 0x02
through 0x09 are writable. Protection can be enabled/ disabled through register 0x2F, PROTECT_USER_REG.
7.3.7.5 Writing to EEPROM
The DLPA3000 has an EEPROM mainly intended for default settings and factory trimming parameters. Registers
0x30 through 0x35 can freely be used for customer convenience, though, to write a serial number or version
information for instance. Writing to EEPROM requires a couple of steps. First, the EEPROM needs to be
unlocked. Unlock the EEPROM by writing 0xBAh to register 0x2E followed by writing 0xBE to the same register.
Both writes must be consecutive; in other words, there must be no other read or write operation in between
sending these two bytes. Once the password has been successfully written, registers 0x30h through 0x35h are
unlocked and can be write-accessed using the regular SPI protocol. They remain unlocked until any byte other
than 0xBABE is written to PASSWORD register 0x2E or the part is power-cycled. To permanently store the
written data in EEPROM, write a 1 to register 0x2F, EEPROM_PROGRAM, more than 250 ms later, followed by
writing a 0 to the same register.
To check if the registers are unlocked, read back the PASSWORD register 0x2E. If the data returned is 0x00h,
the registers are locked. If the PASSWORD register returns 0x01h, the registers are unlocked.
7.4 Device Functional Modes
Table 7. Modes of Operation
MODE
DESCRIPTION
OFF
This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values, and
the IC does not respond to SPI commands. RESET_Z pin is pulled low. The IC will enter OFF mode whenever the PROJ_ON
pin is low.
WAIT
The DMD regulators and LED power (VLED) are turned off, but the IC does respond to the SPI. The device enters WAIT mode
whenever PROJ_ON is set high, DMD_EN (1) bit is set to 0 or a FAULT is resolved.
STANDBY
The device also enters STANDBY mode when a fault condition is detected.
resolved, WAIT mode is entered.
ACTIVE1
The DMD supplies are enabled but LED power (VLED) is disabled. PROJ_ON pin must be high, DMD_EN bit must be set to 1,
and ILLUM_EN (3) bit is set to 0.
ACTIVE2
DMD supplies and LED power are enabled. PROJ_ON pin must be high and DMD_EN and ILLUM_EN bits must both be set
to 1.
(1)
(2)
(3)
(2)
(See Interrupt). Once the fault condition is
Settings can be done through register 0x01
Power-good faults, overvoltage, over-temperature shutdown, and undervoltage lockout
Settings can be done through register 0x01, bit is named ILLUM_EN
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
45
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Table 8. Device State as a Function of Control-Pin Status
PROJ_ON Pin
46
STATE
LOW
OFF
HIGH
WAIT
STANDBY
ACTIVE1
ACTIVE2
(Device state depends on DMD_EN and ILLUM_EN bits and whether there are any fault
conditions.)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
POWERDOWN
Valid power source connected
PROJ_ON = low
PROJ_ON = low
OFF
VRESET = OFF
VBIAS = OFF
VOFFSET = OFF
VLED = OFF
SPI interface disabled
D_CORE_EN = low
RESET_Z = low
All registers set to default values
PROJ_ON = high
DMD_EN = 0
|| FAULT = 0
PROJ_ON = low
WAIT
DMD_EN = 1
& FAULT = 0
STANDBY
DMD_EN = 0
|| FAULT = 1
PROJ_ON = low
ACTIVE 1
VLED_EN = 1
VLED_EN = 0
DMD_EN = 0
|| FAULT = 1
PROJ_ON = low
ACTIVE 2
VRESET = OFF
VBIAS = OFF
VOFFSET = OFF
VLED = OFF
SPI interface enabled
D_CORE_EN = high
RESET_Z = high
VRESET = OFF
VBIAS = OFF
VOFFSET = OFF
VLED = OFF
SPI interface enabled
D_CORE_EN = high
RESET_Z = low
VRESET = ON
VBIAS = ON
VOFFSET = ON
VLED = OFF
SPI interface enabled
D_CORE_EN = high
RESET_Z = high
VRESET = ON
VBIAS = ON
VOFFSET = ON
VLED = ON
SPI interface enabled
D_CORE_EN = high
RESET_Z = high
A.
|| = OR, & = AND
B.
FAULT = Undervoltage on any supply, thermal shutdown, or UVLO detection
C.
UVLO detection, per the diagram, causes the DLPA3000 to go into the standby state. This is not the lowest power
state. If lower power is desired, PROJ_ON should be set low.
D.
DMD_EN register bit can be reset or set by SPI writes. DMD_EN defaults to 0 when PROJ_ON goes from low to high
and then the DPP ASIC software automatically sets it to 1. Also, FAULT = 1 causes the DMD_EN register bit to be
reset.
E.
D_CORE_EN is a signal internal to the DLPA3000. This signal turns on the VCORE regulator.
Figure 26. State Diagram
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
47
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
7.5 Register Maps
Register Address, Default, R/W, Register name. Boldface settings are the hardwired defaults.
Table 9. Register Map
NAME
BITS
DESCRIPTION
0x00, D3, R/W, Chip Identification
CHIPID
[7:4]
Chip identification number: D (hex)
REVID
[3:0]
Revision number, 3 (hex)
0x01, 82, R/W, Enable Register
FAST_SHUTDOWN_EN
[7]
0: Fast shutdown disabled
1: Fast shutdown enabled
CW_EN
[6]
0: Color wheel circuitry disabled
1: Color wheel circuitry enabled
BUCK_GP3_EN
[5]
0: General purpose buck3 disabled
1: Generale purpose buck3 enabled
BUCK_GP2_EN
[4]
0: General purpose buck2 disabled
1: General purpose buck2 enabled
BUCK_GP1_EN
[3]
0: General purpose buck1 disabled
1: General purpose buck1 enabled
ILLUM_LED_AUTO_OFF_EN
[2]
0: Illum_led_auto_off_en disabled
1: Illum_led_auto_off_en enabled
ILLUM_EN
[1]
0: Illum regulators disabled
1: Illum regulators enabled
DMD_EN
[0]
0: DMD regulators disabled
1: DMD regulators enabled
[7]
Reserved, value does not matter.
0x02, 70, R/W, IREG Switch Control
TBD
Rlim voltage top-side (mV). Illum current limit = Rlim voltage / Rlim
ILLUM_ILIM
ILLUM_SW_ILIM_EN
[6:3]
0000: 17
1000: 73
0001: 20
1001: 88
0010: 23
1010: 102
0011: 25
1011: 117
0100: 29
1100: 133
0101: 37
1101: 154
0110: 44
1110: 176
0111: 59
1111: 197
[2:0]
Bit2: CH3, MOSFET R transient current limit (0:disabled, 1:enabled)
Bit1: CH2, MOSFET Q transient current limit (0:disabled, 1:enabled)
Bit0: CH1, MOSFET P transient current limit (0:disabled, 1:enabled)
[7:2]
Reserved, value does not matter.
[1:0]
Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10
bits register (register 0x03 and 0x04).
00 0000 0000 [OFF]
00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
….
11 1111 1111 [150mV/Rlim]
[7:0]
Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10
bits register (register 0x03 and 0x04).
00 0000 0000 [OFF]
00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
….
11 1111 1111 [150mV/Rlim]
0x03, 00, R/W, SW1_IDAC(1)
TBD
SW1_IDAC
0x04, 00, R/W, SW1_IDAC(2)
SW1_IDAC
48
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
0x05, 00, R/W, SW2_IDAC(1)
TBD
SW2_IDAC
[7:2]
Reserved, value does not matter.
[1:0]
Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10
bits register (register 0x05 and 0x06).
00 0000 0000 [OFF]
00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
….
11 1111 1111 [150mV/Rlim]
[7:0]
Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10
bits register (register 0x05 and 0x06).
00 0000 0000 [OFF]
00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
….
11 1111 1111 [150mV/Rlim]
[7:2]
Reserved, value does not matter.
[1:0]
Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10
bits register (register 0x07 and 0x08).
00 0000 0000 [OFF]
00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
….
11 1111 1111 [150mV/Rlim]
[7:0]
Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10
bits register (register 0x07 and 0x08).
00 0000 0000 [OFF]
00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
….
11 1111 1111 [150mV/Rlim]
0x06, 00, R/W, SW2_IDAC(2)
SW2_IDAC
0x07, 00, R/W, SW3_IDAC(1)
TBD
SW3_IDAC
0x08, 00, R/W, SW3_IDAC(2)
SW3_IDAC
0x09, 00, R/W, Switch ON/OFF Control
SW3
[7]
Only used if DIRECT MODE is enabled (see register 0x2F)
0: SW3 disabled
1: SW3 enabled
SW2
[6]
Only used if DIRECT MODE is enabled (see register 0x2F)
0: SW2 disabled
1: SW2 enabled
SW1
[5]
Only used if DIRECT MODE is enabled (see register 0x2F)
0: SW1 disabled
1: SW1 enabled
TBD
[4:0]
Reserved, value does not matter.
0x0A, 00, R/W, Analog Front End (1)
AFE_EN
[7]
0: Analog front end disabled
1: Analog front end enabled
AFE_CAL_DIS
[6]
0: Calibrated 18x AFE_VGA
1: Uncalibrated 18x AFE_VGA
AFE_GAIN
[5:4]
Copyright © 2015, Texas Instruments Incorporated
Gain analog front end gain
00: Off
01: 1x
10: 9.5x
11: 18x
Submit Documentation Feedback
49
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
[3:0]
Selected analog multiplexer input
0000: ILLUM_A_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO
(reg0x19)
0001: ILLUM_B_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO (reg0x19)
0010: VIN/xx, where xx is controlled by ILLUM_LED_AUTO_OFF_SEL (reg0x18)
0011: V_LABB
0100: RLIM_K1
0101: RLIM_K2
0110: CH1_SWITCH
0111: CH2_SWITCH
1000: CH3_SWITCH
1001: VREF_1V2
1010: VOTS (Main temperature sense block output voltage)
1011: VPROG1/12 (EEPROM block1 programming voltage divided by 12)
1100: VPROG2/12 (EEPROM block2 programming voltage divided by 12)
1101: ACMPR_IN_1
1110: ACMPR_IN_2
1111: ACMPR_IN_3
TSAMPLE_SEL
[7:6]
Samples time LABB Sensor (µs)
00: 7
01: 14
10: 21
11: 28
SAMPLE_LABB
[5]
AFE_SEL
0x0B, 00, R/W, Analog Front End (2)
0: LABB SAMPLING disabled
1: START LABB SAMPLING (auto reset to 0 after TSAMPLE_SEL time).
OVP_VIN Division factor.
VLED_OVP_VIN_RATIO
[4:0]
00000: 3.33
01000: 6.10
10000: 9.16
11000: 12.51
00001: 4.98
01001: 6.23
10001: 9.60
11001: 12.94
00010: 5.23
01010: 6.67
10010: 9.99
11010: 13.31
00011: 5.32
01011: 7.11
10011: 10.41
11011: 13.70
00100: 5.42
01100: 7.50
10100: 10.88
11100: 14.11
00101: 5.52
01101: 7.96
10101: 11.26
11101: 14.56
00110: 5.62
01110: 8.34
10110: 11.67
11110: 15.04
00111: 5.85
01111: 8.77
10111: 12.11
11111: 15.41
0x0C, 00, R, Main Status Register
SUPPLY_FAULT
[7]
0: No PG or OV failures for any of the LV Supplies
1: PG failures for a LV Supplies
ILLUM_FAULT
[6]
0: ILLUM_FAULT = LOW
1: ILLUM_FAULT = HIGH
PROJ_ON_INT
[5]
0: PROJ_ON = HIGH
1: PROJ_ON = LOW
DMD_FAULT
[4]
0: DMD_FAULT = LOW
1: DMD_FAULT = HIGH
BAT_LOW_SHUT
[3]
0: VIN > UVLO_SEL
1: VIN < UVLO_SEL
BAT_LOW_WARN
[2]
0: VIN > LOWBATT_SEL
1: VIN < LOWBATT_SEL
TS_SHUT
[1]
0: Chip temperature < 132.5°C and no violation in V5V0
1: Chip temperature > 156.5°C, or violation in V5V0
TS_WARN
[0]
0: Chip temperature < 121.4°C
1: Chip temperature > 123.4°C
50
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
0x0D, F5, Interrupt Mask Register
SUPPLY_FAULT_MASK
[7]
0: Not masked for SUPPLY_FAULT interrupt
1: Masked for SUPPLY_FAULT interrupt
ILLUM_FAULT_MASK
[6]
0: Not masked for ILLUM_FAULT interrupt
1: Masked for ILLUM_FAULT interrupt
PROJ_ON_INT_MASK
[5]
0: Not masked for PROJ_ON_INT interrupt
1: Masked for PROJ_ON_INT interrupt
DMD_FAULT_MASK
[4]
0: Not masked for DMD_FAULT interrupt
1: Masked for DMD_FAULT interrupt
BAT_LOW_SHUT_MASK
[3]
0: Not masked for BAT_LOW_SHUT interrupt
1: Masked for BAT_LOW_SHUT interrupt
BAT_LOW_WARN_MASK
[2]
0: Not masked for BAT_LOW_WARN interrupt
1: Masked for BAT_LOW_WARN interrupt
TS_SHUT_MASK
[1]
0: Not masked for TS_SHUT interrupt
1: Masked for TS_SHUT interrupt
TS_WARN_MASK
[0]
0: Not masked for TS_WARN interrupt
1: Masked for TS_WARN interrupt
0x0E, 00, R/W, Break-Before-Make Delay
BBM_DELAY
[7:0]
Break before make delay register (ns), step size is 111 ns
0000 0000: 0
0000 0001: 333
0000 0010: 444
0000 0011: 555
….
1111 1101: 28305
1111 1110: 28416
1111 1111: 28527
0x0F, 07, R/W, Fast Shutdown Timing
VOFS/RESETZ_DELAY (µs)
VOFS/RESETZ_DELAY
[7:4]
0000: 4.000 – 4.445
1000: 6.230 – 7.120
0001: 8.010 – 8.900
1001: 12.46 – 14.24
0010: 16.02 – 17.80
1010: 24.89 – 28.44
0011: 32.00 – 35.55
1011: 49.77 – 56.88
0100: 63.99 – 71.10
1100: 99.5 – 113.8
0101: 128.0 – 142.2
1101: 199.1 – 227.6
0110: 256.0 – 284.5
1110: 398.3 – 455.2
0111: 512.1 – 569.0
1111: 1024.2 –
1138.0
VBIAS/VRST_DELAY (µs)
VBIAS/VRST_DELAY
[3:0]
Copyright © 2015, Texas Instruments Incorporated
0000: 4.000 – 4.445
1000: 6.230 – 7.120
0001: 8.010 – 8.900
1001: 12.46 – 14.24
0010: 16.02 – 17.80
1010: 24.89 – 28.44
0011: 32.00 – 35.55
1011: 49.77 – 56.88
0100: 63.99 – 71.10
1100: 99.5 – 113.8
0101: 128.0 – 142.2
1101: 199.1 – 227.6
0110: 256.0 – 284.5
1110: 398.3 – 455.2
0111: 512.1 – 569.0
1111: 1024.2 –
1138.0
Submit Documentation Feedback
51
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
0x10, C0, R/W, VOFS State Duration
VOFS_STATE_DURATION
[7:5]
Duration of VOFS state (ms)
000: 1
001: 5
010: 10
011: 20
100: 40
101: 80
110: 160
111: 320
Low battery level selection
LOWBATT_SEL
[4:0]
00000: 3.93
01000: 7.27
10000: 10.94
11000: 14.96
00001: 5.92
01001: 7.43
10001: 11.46
11001: 15.47
00010: 6.21
01010: 7.95
10010: 11.92
11010: 15.91
00011: 6.32
01011: 8.46
10011: 12.42
11011: 16.37
00100: 6.43
01100: 8.93
10100: 12.97
11100: 16.87
00101: 6.55
01101: 9.47
10101: 13.42
11101: 17.40
00110: 6.67
01110: 9.92
10110: 13.91
11110: 17.96
00111: 6.93
01111: 10.42
10111: 14.43
11111: 18.41
0x11, 00, R/W, VBIAS State Duration
VBIAS_STATE_DURATION
[7:5]
Duration of VBIAS state (ms)
000: bypass
001: 5
010: 10
011: 20
100: 40
101: 80
110: 160
111: 320
Undervoltage lockout level selection
UVLO_SEL
[4:0]
00000: 3.93
01000: 7.27
10000: 10.94
11000: 14.96
00001: 5.92
01001: 7.43
10001: 11.46
11001: 15.47
00010: 6.21
01010: 7.95
10010: 11.92
11010: 15.91
00011: 6.32
01011: 8.46
10011: 12.42
11011: 16.37
00100: 6.43
01100: 8.93
10100: 12.97
11100: 16.87
00101: 6.55
01101: 9.47
10101: 13.42
11101: 17.40
00110: 6.67
01110: 9.92
10110: 13.91
11110: 17.96
00111: 6.93
01111: 10.42
10111: 14.43
11111: 18.41
0x13, 00, R/W, GP1 Buck Converter Voltage Selection
BUCK_GP1_TRIM
[7:0]
General purpose1 buck output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV)
00000000 1 V
….
11111111 5 V
0x14, 00, R/W, GP2 Buck Converter voltage Selection
BUCK_GP2_TRIM
[7:0]
General purpose2 buck output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV)
00000000 1 V
….
11111111 5 V
0x15, 00, R/W, GP3 Buck Converter Voltage Selection
BUCK_GP3_TRIM
52
[7:0]
Submit Documentation Feedback
General purpose3 driver output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV)
00000000 1 V
….
11111111 5 V
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
0x16, 00, R/W, Buck Skip Mode
TBD
BUCK_SKIP_ON
[7:5]
Reserved, value does not matter.
[4:0]
Skip Mode:
Bit4: Buck_GP3 (0:disabled, 1:enabled)
Bit3: Buck_GP1 (0:disabled, 1:enabled)
Bit2: Buck_GP2 (0:disabled, 1:enabled)
Bit1: Buck_DMD1 (0:disabled, 1:enabled)
Bit0: Buck_DMD2 (0:disabled, 1:enabled)
0x17, 02, R/W, User Configuration Selection Register
DIG_SPI_FAST_SEL
[7]
0: SPI Clock from 0 to 36 MHz
1: SPI Clock from 20 to 40 MHz
TBD
[6]
Reserved, value does not matter.
ILLUM_EXT_LSD_CUR_LIM_EN
[5]
0: Current limiting disabled (External FETs mode)
1: Current limiting enabled (External FETs mode)
Reserved
[4]
ILLUM_3A_INT_SWITCH_SEL
[3]
ILLUM_DUAL_OUTPUT_CNTR_SE
L
[2]
ILLUM_INT_SWITCH_SEL
[1]
ILLUM_EXT_SWITCH_SEL
[0]
Illum Configuration: most significant bit is ILLUM_EXT_SWITCH_CAP (Reg0x26). Other
4 bits are of this register. “x” is don’t care.
x xx00: Off
x x110: 2 x 3 A Internal FETs
x 0010: 1 x 6 A Internal FETs
x 1010: 1 x 3 A Internal FETs
0 xx0x: Off
0 x11x: 2 x 3 A Internal FETs
0 001x: 1 x 6 A Internal FETs
0 101x: 1 x 3 A Internal FETs
1 xxx1: External FETs
0x18, 00, R/W, OLV -ILLUM_LED_AUTO_OFF_SEL
ILLUM_OLV_SEL
ILLUM_LED_AUTO_OFF_SEL
[7:4]
[3:0]
Copyright © 2015, Texas Instruments Incorporated
Illum openloop voltage (V) = 3 + bit value * 1 (stepsize = 1 V)
0000: 3 V
0001: 4 V
...
1110: 17 V
1111: 18 V
Bit value
Led Auto Off Level
(V)
VIN division factor
0000
3.93
3.33
0001
5.92
4.98
0010
6.21
5.23
0011
6.32
5.32
0100
6.43
5.42
0101
6.55
5.52
0110
6.67
5.62
0111
6.93
5.85
1000
7.27
6.10
1001
7.95
6.67
1010
8.93
7.50
1011
9.92
8.34
1100
10.94
9.16
1101
11.92
9.99
1110
12.97
10.88
1111
13.91
11.67
Submit Documentation Feedback
53
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
0x19, 1F, R/W, Illumination Buck Converter Overvoltage Fault Level
Reserved
[7:5]
Bit value / OVP VLED division factor
VLED_OVP_VLED_RATIO
[4:0]
00000: 3.33
01000: 6.10
10000: 9.16
11000: 12.51
00001: 4.98
01001: 6.23
10001: 9.60
11001: 12.94
00010: 5.23
01010: 6.67
10010: 9.99
11010: 13.31
00011: 5.32
01011: 7.11
10011: 10.41
11011: 13.70
00100: 5.42
01100: 7.50
10100: 10.88
11100: 14.11
00101: 5.52
01101: 7.96
10101: 11.26
11101: 14.56
00110: 5.62
01110: 8.34
10110: 11.67
11110: 15.04
00111: 5.85
01111: 8.77
10111: 12.11
11111: 15.41
0x1B, 00, R/W, Color Wheel PWM Voltage(1)
CW_PWM
[7:0]
Least significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PWM
voltage (V), step size = 76.295 µV
0x0000 0 V
....
0xFFFF 5 V
0x1C, 00, R/W, Color Wheel PWM Voltage(2)
CW_PWM
[7:0]
Most significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PWM
voltage (V), step size = 76.295 µV
0x0000 0 V
....
0xFFFF 5 V
0x25, 00, R/W, ILLUM BUCK CONVERTER BANDWIDTH SELECTION
reserved
[7:4]
ILED CONTROL LOOP BANDWIDTH INCREASE (dB)
00: 0
ILLUM_BW_BC1
[3,2]
01: 1.9
10: 4.7
11: 9.3
ILED CONTROL LOOP BANDWIDTH INCREASE (dB)
00: 0
ILLUM_BW_BC2
[1,0]
01: 1.9
10: 4.7
11: 9.3
0x26, 9F, R, Capability register
LED_AUTO_TURN_OFF_CAP
[7]
0: LED_AUTO_TURN_OFF_CAP disabled
1: LED_AUTO_TURN_OFF_CAP enabled
ILLUM_EXT_SWITCH_CAP
[6]
0: No external switch control capability
1: External switch control capability included
CW_CAP
[5]
0: No color wheel capability
1: Color wheel capability included
DMD type
[4]
0: VSP
1: TRP
DMD_LDO1_USE
[3]
0: LDO1 not used for DMD, voltage set by user register
1: LDO1 used for DMD, voltage set by EEPROM
DMD_LDO2 _USE
[2]
0: LDO2 not used for DMD, voltage set by user register
1: LDO2 used for DMD, voltage set by EEPROM
DMD_BUCK1 _USE
[1]
0: DMD Buck1 disabled
1: DMD Buck1 used
54
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Register Maps (continued)
Table 9. Register Map (continued)
NAME
DMD_BUCK2 _USE
BITS
[0]
DESCRIPTION
0: DMD Buck2 disabled
1: DMD Buck2 used
0x27, 00, R, Detailed status register1 (Power good failures for general purpose and illumination blocks)
BUCK_GP3_PG_FAULT
[7]
0: No fault
1: Focus motor buck power good failure. Does not initiate a fast shutdown.
BUCK_GP1_PG_FAULT
[6]
0: No fault
1: General purpose buck1 power good failure. Does not initiate a fast shutdown.
BUCK_GP2_PG_FAULT
[5]
0: No fault
1: General purpose buck2 power good failure. Does not initiate a fast shutdown.
Reserved
[4]
ILLUM_BC1_PG_FAULT
[3]
0: No fault
1: Illum buck converter1 power good failure. Does not initiate a fast shutdown.
ILLUM_BC2_PG_FAULT
[2]
0: No fault
1: Illum buck converter2 power good failure. Does not initiate a fast shutdown.
TBD
[1]
Reserved, value always 0
TBD
[0]
Reserved, value always 0
0x28, 00, R, Detailed status register2 (Overvoltage failures for general purpose and illum blocks)
BUCK_GP3_OV_FAULT
[7]
0: No fault
1: Focus motor buck overvoltage failure. Does not initiate a fast shutdown.
BUCK_GP1_OV_FAULT
[6]
0: No fault
1: General purpose buck1 overvoltage failure. Does not initiate a fast shutdown.
BUCK_GP2_OV_FAULT
[5]
0: No fault
1: General purpose buck2 overvoltage failure. Does not initiate a fast shutdown.
TBD
[4]
Reserved, value always 0
ILLUM_BC1_OV_FAULT
[3]
0: No fault
1: Illum buck converter1 overvoltage failure. Does not initiate a fast shutdown.
ILLUM_BC2_OV_FAULT
[2]
0: No fault
1: Illum buck converter2 overvoltage failure. Does not initiate a fast shutdown.
TBD
[1]
Reserved, value always 0
TBD
[0]
Reserved, value always 0
0x29, 00, R, Detailed status register3 (Power good failure for DMD related blocks)
TBD
[7]
Reserved, value always 0
DMD_PG_FAULT
[6]
0: No fault
1: VBIAS, VOFS and/or VRST power good failure. Initiates a fast shutdown.
BUCK_DMD1_PG_FAULT
[5]
0: No fault
1: Buck1 (used to create DMD voltages) power good failure. Initiates a fast shutdown.
BUCK_DMD2_PG_FAULT
[4]
0: No fault
1: Buck2 (used to create DMD voltages) power good failure. Initiates a fast shutdown.
TBD
[3]
Reserved, value always 0
TBD
[2]
Reserved, value always 0
LDO_GP1_PG_FAULT /
LDO_DMD1_PG_FAULT
[1]
0: No fault
1: LDO1 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast
shutdown.
LDO_GP2_PG_FAULT /
LDO_DMD2_PG_FAULT
[0]
0: No fault
1: LDO2 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast
shutdown.
0x2A, 00, R, Detailed status register4 (Overvoltage failures for DMD related blocks and Color Wheel)
TBD
[7]
Reserved, value always 0
TBD
[6]
Reserved, value always 0
BUCK_DMD1_OV_FAULT
[5]
0: No fault
1: Buck1 (used to create DMD voltage) overvoltage failure
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
55
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Register Maps (continued)
Table 9. Register Map (continued)
NAME
BITS
DESCRIPTION
BUCK_DMD2_OV_FAULT
[4]
0: No fault
1: Buck2 (used to create DMD voltage) overvoltage failure
TBD
[3]
Reserved, value always 0
TBD
[2]
Reserved, value always 0
LDO_GP1_OV_FAULT /
LDO_DMD1_OV_FAULT
[1]
0: No fault
1: LDO1 (used as general purpose or DMD specific LDO) overvoltage failure
LDO_GP2_OV_FAULT /
LDO_DMD2_OV_FAULT
[0]
0: No fault
1: LDO2 (used as general purpose or DMD specific LDO) overvoltage failure
0x2B, 00, R, Chip ID extension
CHIP_ID_EXTENTION
[7:0]
ID extension to distinguish between various configuration options.
0x2C, 00, R/W, ILLUM_LED_AUTO_TURN_OFF_DELAY SETTINGS
Reserved
[7:4]
TBD
ILLUM_LED_AUTO_TURN_OFF_DELAY (µsec)
ILLUM_LED_AUTO_TURN_OFF_D
ELAY
[3:0]
0000: 4.000-4.445
0100: 63.99-71.10
1000: 6.230-7.120
1100: 99.5-113.8
0001: 8.010-8.900
0101: 128.0-142.2
1001: 12.46-14.24
1101: 199.1-227.6
0010: 16.02-17.80
0110: 256.0-284.5
1010: 24.89-28.44
1110: 398.3-455.2
0011: 32.00-35.55
0111: 512.1-569.0
1011: 49.77-56.88
1111: 1024.2-1138.0
0x2E, 00, R/W, User Password
USER PASSWORD (0xBABE)
[7:0]
Write Consecutively 0xBA and 0xBE to unlock.
0x2F, 00, R/W, User Protection Register
TBD
[7:3]
Reserved, value does not matter.
EEPROM_PROGRAM
[2]
0: EEPROM programming disabled
1: Shadow register values programmed to EEPROM
DIRECT_MODE
[1]
0: Direct mode disabled
1: Direct mode enabled (register 0x09 to control switched)
PROTECT_USER_REG
[0]
0: ALL regular USER registers are WRITABLE, except for READ ONLY registers
1: ONLY USER registers 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, and 0x09 are
WRITABLE
0x30, 00, R/W, User EEPROM
Register
USER_REGISTER1
[7:0]
User EEPROM Register1
0x31, 00, R/W, User EEPROM Register
USER_REGISTER2
[7:0]
User EEPROM Register2
0x32, 00, R/W, User EEPROM Register
USER_REGISTER3
[7:0]
User EEPROM Register3
0x33, 00, R/W, User EEPROM Register
USER_REGISTER4
[7:0]
User EEPROM Register4
0x34, 00, R/W, User EEPROM Register
USER_REGISTER5
[7:0]
User EEPROM Register5
0x35, 00, R/W, User EEPROM Register
USER_REGISTER6
56
[7:0]
Submit Documentation Feedback
User EEPROM Register6
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
In display applications, using the DLPA3000 provides all needed analog functions including all analog power
supplies and the RGB LED driver (up to 6 A per LED) to provide a robust and efficient display solution. Each
DLP application is derived primarily from the optical architecture of the system and the format of the data coming
into the DLPC343x DLP controller chip.
8.2 Typical Applications
8.2.1 Typical Application Setup Using DLPA3000
A common application when using DLPA3000 is to use it with a DLP3010 DMD and DLPC3433/DLPC3438
controller for creating a small, ultra-portable projector. The DLPC3433/DLPC3438 in the projector typically
receives images from a PC or video player using HDMI or VGA analog, as shown in Figure 27. Card readers and
Wi-Fi can also be used to receive images if the appropriate peripheral chips are added. The DLPA3000 provides
power supply sequencing and control of the RGB LED currents as required by the application.
Projector Module
+ BAT -
SYSPWR
CHARGER
DC
SUPPLIES
SUPPLIES
and
MONITORING
ILLUMINATION
TI Device
Non-TI Device
HDMI
RECEIVER
VGA
FRONTEND
CHIP
FAN(S)
3x BUCK
CONVERTER
(GEN.PURP)
DLPA3000
PROJ_ON
DIGITAL
CONTROL
FLASH,
SDRAM
RESET_Z
DMD HIGH
VOLTAGE
GENERATION
720P
Processor
TRP-DMD
DLPC343x
KEYPAD
SD CARD
READER,
VIDEO
DECODER,
etc
OPTICS
FLASH
- OSD
- Autolock
- Scaler
- uController
eDRAM
SENSORS
MEASUREMENT
SYSTEM
DMD/DPP
BUCKS
Buck 1.1V
Buck 1.8V
AUX LDOs
LDO 2.5V
LDO 3.3V
CTRL / DATA
Figure 27. Typical Setup Using DLPA3000
8.2.1.1 Design Requirements
An ultra-portable projector can be created by using a DLP chip set comprised of a DLP3010 (.3 720) DMD, a
DLPC3433 or DLPC3438 controller, and the DLPA3000 PMIC/LED Driver. The DLPC3433 or DLPC3438 does
the digital image processing, the DLPA3000 provides the needed analog functions for the projector, and DMD is
the display device for producing the projected image. In addition to the three DLP chips in the chipset, other
chips may be needed. At a minimum, a Flash part is needed to store the software and firmware to control the
DLPC3433 or DLPC3438. The illumination light that is applied to the DMD is typically from red, green, and blue
LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die
may be in the same package to reduce the overall size of the projector. For connecting the DLPC3433 or
DLPC3438 to the front-end chip for receiving images, the parallel interface is typically used. While using the
parallel interface, I2C should be connected to the front-end chip for inputting commands to the DLPC3433 or
DLPC3438.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
57
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Typical Applications (continued)
The DLPA3000 has five built-in buck switching regulators to serve as projector system power supplies. Two of
the regulators are fixed to 1.1 V and 1.8 V for powering the DLP chipset. The remaining three buck regulators
are available for general purpose use and their voltages are programmable. These three programmable
regulators can be used to drive variable-speed fans or to power other projector chips, such as the front-end chip.
The only power supply needed at the DLPA3000 input is SYSPWR from an external DC power supply or internal
battery. The entire projector can be turned on and off by using a single signal called PROJ_ON. When
PROJ_ON is high, the projector turns on and begins displaying images. When PROJ_ON is set low, the projector
turns off and draws just microamps of current on SYSPWR.
8.2.1.2 Detailed Design Procedure
For connecting the DLP3010, DLPC3433 or DLPC3438 and DLPA3000 together, see the reference design
schematic. When a circuit board layout is created from this schematic, a very small circuit board is possible. An
example small-board layout is included in the reference design database. Layout guidelines should be followed
to achieve reliable projector operation. The optical engine that has the LED packages and the DMD mounted to it
is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.
8.2.1.3 Application Curve
As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the
brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical whitescreen lumens changes with LED currents, as shown in Figure 28. For the LED currents shown, it is assumed
that the same current amplitude is applied to the red, green, and blue LEDs. The thermal solution used to
heatsink the red, green, and blue LEDs can significantly alter the curve shape shown.
RELATIVE LUMINANCE LEVEL
1
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
0
0.5
1
1.5
2 2.5 3 3.5 4
LED CURRENT (A)
4.5
5
5.5
6
D001
Figure 28. Luminance vs LED Current
58
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
Typical Applications (continued)
8.2.2 Typical Application with DLPA3000 Internal Block Diagram
91 SUP_2P5V
LDO_V2V5
N/C 1
2.2µ/4V
92 SUP_5P0V
LDO_V5V
4.7µ/6.3V
THERMAL_PAD 42
1µ/16V
8 ILLUM_VIN
LDO
ILLUM
VINA 85
SYSPWR
7 ILLUM_5P5V
1µ/6.3V
VREF
0x0C
BAT_LOW_SHUT
1µ/16V
0x11
UVLO_SEL
30 ILLUM_A_VIN
0x0C
BAT_LOW_WARN
2x10µ
16V
26 ILLUM_HSIDE_DRIVE
86
NC
100n
16V
31 ILLUM_A_SW
ILLUMINATION
DRIVER
A
AFE_SEL[3:0]
SYSPWR
28 ILLUM_A_BOOST
L
AFE_GAIN [1:0]
VLED
29 ILLUM_A_FB
0x10
LOWBATT_SEL
AGND
SYSPWR
M
2.7µH
9A
27 ILLUM_LSIDE_DRIVE
32 ILLUM_A_PGND
38 ILLUM_A_COMP1
ACMPR_OUT 81
To host
RSNA
AFE
ACMPR_REF 82
From host
MUX
39 ILLUM_A_COMP2
35 ILLUM_B_FB
2x22µ
6.3V
Low_ESR
NC
CSNA
10p
NC
34 ILLUM_B_VIN
ACMPR_IN_LABB 80
ACMPR_LABB_SAMPLE 55
S/H
SYSPWR
33 ILLUM_B_BOOST
V_LABB
2x10µ
16V
N
36 ILLUM_B_SW
ACMPR_IN_1 77
ACMPR_IN_2 78
From light sensor
From temperature sensor
ILLUMINATION
DRIVER
B
ACMPR_IN_3 79
O
37 ILLUM_B_PGND
40 ILLUM_B_COMP1
DRST_5P5V 3
10µ/6.3V DRST_VIN
SYSPWR
41 ILLUM_B_COMP2
LDO
DMD
5
19 CH1_GATE_CTRL
1µ/16V
MBR0540T1
20 CH2_GATE_CTRL
21 CH3_GATE_CTRL
A
DRST_HS_IND 6
NC
NC
NC
NC
NC
VLED
9,10 CH1_SWITCH
DRST_LS_IND 2
1µ/50V
17,18 CH2_SWITCH
10µ/0.7A
DMD_VRESET 100
VRST
470n/50V
C
B
DRST_PGND 4
DMD_VBIAS 99
DMD_VOFFSET 98
VBIAS
VOFS
P
D
DMD
HIGH VOLTAGE
REGULATOR
RGB
STROBE
DECODER
24,25 CH3_SWITCH
Q
R
11,16 RLIM_1
22,23 RLIM_2
15 RLIM_K_1
14 RLIM_BOT_K_1
1µ/50V
G
13 RLIM_K_2
F
PWR1_BOOST 97
100n
6.3V
2x10µ
16V
69 PWR5_BOOST
PWR1_VIN 96
SYSPWR
CSN1 RSN1
PWR1_SWITCH 95
3.3µH
3A
PWR1_PGND 93
2x22µ
6.3V
Low_ESR
I
DMD/DLPC
PWR1
General
Purpose
S
BUCK1
T
2x10µ
16V
PWR2_SWITCH 74
3.3µH
3A
PWR2_PGND 73
2x22µ
6.3V
Low_ESR
K
DMD/DLPC
PWR2
General
Purpose
U
BUCK2
V
1µ/16V
PWR4_OUT 89
PWR3_OUT 87
100n
6.3V
SYSPWR
63 PWR6_SWITCH
62 PWR6_PGND
NC
CW_SPEED_PWM_OUT 44
CLK_OUT 43
2x10µ
16V
3.3µH
3A
1-5V / 8bit
100n
6.3V
52 PWR7_VIN
General
Purpose
W
BUCK3
X
LDO_2
DMD/DLPC/AUX
SYSPWR
53 PWR7_SWITCH
54 PWR7_PGND
2x10µ
16V
3.3µH
3A
1-5V / 8bit
LDO
BUCKS
2x22µ
6.3V
Low_ESR
1µ/16V
83 PWR_VIN
Color Wheel
PWM
RSN7 CSN7
51 PWR7_FB
1µ/6.3V
NC
RSN6 CSN6
50 PWR7_BOOST
LDO_1
DMD/DLPC/AUX
PWR3_VIN 88
1µ/16V
2x22µ
6.3V
Low_ESR
2x22µ
6.3V
Low_ESR
1µ/6.3V
3.3V-20V
3.3µH
3A
66 PWR6_FB
PWR4_VIN 90
3.3V-20V
2x10µ
16V
1-5V / 8bit
64 PWR6_VIN
J
PWR2_FB 72
V_DMD-DLPC-2
70 PWR5_PGND
RSN5 CSN5
65 PWR6_BOOST
PWR2_VIN 75
CSN2 RSN2
SYSPWR
68 PWR5_SWITCH
71 PWR5_FB
PWR2_BOOST 76
100n
6.3V
SYSPWR
100n
6.3V
67 PWR5_VIN
H
PWR1_FB 94
V_DMD-DLPC-1
25m
1W
12 RLIM_BOT_K_2
E
SYSPWR
84 PWR_5P5V
1µ/6.3V
57 RESET_Z
PROJ_ON 56
CH_SEL_0 60
CH_SEL_1 61
From host
From host
From host
To system
0.1µ/6.3V
From host
From host
From host
To host
From host
SPI_VIN
SPI_SS_Z
SPI_CLK
SPI_MISO
SPI_MOSI
46
47
49
SPI_VIN
DIGITAL
CORE
45
48
SPI
58 INT_Z
5.1k
To DLPC
(optional)
Y
59 DGND
Figure 29. Typical Application: VIN = 12 V, IOUT = 6 A, LED, Internal FETs
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
59
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
9 Power Supply Recommendations
The DLPA3000 is designed to operate from a 6 V to 20 V input voltage supply or battery. To avoid insufficient
supply current due to line drop, ringing due to trace inductance at the VIN terminals, or supply peak current
limitations, additional bulk capacitance may be required. In the case of ringing that is caused by the interaction
with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping.
The amount of bulk capacitance required should be evaluated such that the input voltage can remain in spec
long enough for a proper fast shutdown to occur for the VOFFSET, VRESET, and VBIAS supplies. The shutdown
begins when the input voltage drops below the programmable UVLO threshold, such as when the external power
supply or battery supply is suddenly removed from the system.
60
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
10 Layout
10.1 Layout Guidelines
For switching power supplies, the layout is an important step in the design process, especially when it concerns
high-peak currents and high-switching frequencies. If the layout is not carefully done, the regulator could show
stability issues and/or EMI problems. Therefore, it is recommended to use wide- and short-traces for high-current
paths and for their return power ground paths. The input capacitor, output capacitor, and inductor should be
placed as near as possible to the IC. In order to minimize ground noise coupling between different buck
converters, it is advised to separate their grounds and connect them together at a central point under the part.
The high currents of the buck converters concentrate around pins VIN, SWITCH and PGND (Figure 30). The
voltage at the pins VIN, PGND, and FB are DC voltages while the pin SWITCH has a switching voltage between
VIN and PGND. In case the FET between pins 52 and 53 is closed, the red line indicates the current flow while the
blue line indicates the current flow when the FET between pins 53 and 54 is closed. These paths carry the
highest currents and must be kept as short as possible.
50 PWR7_BOOST
52 PWR7_VIN
General
Purpose
53 PWR7_SWITCH
BUCK3
100n
6.3V
SYSPWR
2x10µ
16V
RSN7 CSN7
3.3µH
3A
51 PWR7_FB
Regulated Output
Voltage
2x22µ
6.3V
Low_ESR
54 PWR7_PGND
Figure 30. High AC Current Paths in a Buck Converter
The trace to the VIN pin carries high AC currents. Therefore, the trace should be low-resistive to prevent voltage
drop across the trace. Additionally, the decoupling capacitors should be placed as near to the VIN pin as possible.
The SWITCH pin is connected alternatingly to the VIN or GND. This means a square wave voltage is present on
the SWITCH pin with an amplitude of VIN and containing high frequencies. This can lead to EMI problems if not
properly handled. To reduce EMI problems, a snubber network (RSN7 & CSN7) is placed at the SWITCH pin to
prevent and/or suppress unwanted high-frequency ringing at the moment of switching.
The PGND pin sinks high current and should be connected to a star ground point such that it does not interfere
with other ground connections.
The FB pin is the sense connection for the regulated output voltage, which is a DC voltage; no current is flowing
through this pin. The voltage on the FB pin is compared with the internal reference voltage in order to control the
loop. The FB connection should be made at the load such that I•R drop is not affecting the sensed voltage.
10.2 Layout Example
As an example of a proper layout, one of the buck converters layout is shown in Figure 31. It shows the routing
and placing of the components around the DLPA3000 for optimal performance. The output voltage of the
converters used by the DLPA3000 is set through a register. The DLPA3000 uses the feedback pin to compare
the output voltage with an internal setpoint.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
61
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
Layout Example (continued)
Figure 31. Practical Layout
For a proper layout, short traces are required and power grounds should be separated from each other. This
avoids ground shift problems, which can occur due to interference of the ground currents of different buck
converters. High currents are flowing through the inductor (L9) and the output capacitors (C46, C47). Therefore,
it is important to keep the traces to and from inductor and capacitors as short as possible to avoid losses due to
trace resistance. It is strongly recommended to use high quality capacitors with a low ESR value to keep the
losses in the capacitors as low as possible, and to keep the voltage ripple on the output acceptable.
In order to prevent problems with switching high currents at high frequencies, the layout is very critical and
snubber networks are advisable. The switching frequency can vary from several hundreds of kHz to frequencies
in the MHz range. Keep in mind that it takes only nanoseconds to switch currents from zero to several amperes,
which is equivalent to even much higher frequencies. Those switching moments will cause EMI problems if not
properly handled, especially when ringing occurs on the edges, which can have higher amplitude and frequency
as the switching voltage itself. To prevent this ringing, the DLPA3000 buck converters all need a snubber
network consisting of a resistor and a capacitor in series implemented on the board to reduce this unwanted
behavior. In this case, the snubber network is placed on the bottom-side of the PCB (thus not visible here) and
connected to the trace of L9 routing to the switch node.
In order to clarify what plays a role when laying out a buck converter, this paragraph explains the connections
and placing of the parts around the buck converter connected to the pins 50 through 54. The supply voltage is
connected to pin 52, which is laid out on a mid-layer (purple-colored) and is connected to this pin using 3 vias to
ensure a stable and low-resistance connection is made. The decoupling is done by capacitor C43 and C44,
visible on the bottom-right of Figure 31, and the connection to the supply and the ground layer is done using
multiple vias. The ground connection on pin 54 is also done using multiple vias to the ground layer, which is
visible as the blue areas in Figure 31. By using different layers, it is possible to create low-resistive paths. Ideally,
the ground connection of the output capacitors and the ground connection of the part (pin 54) should be close
together. The layout connects both points together using a wide trace on the bottom layer (blue colored area)
which is also suitable to bring both connections together. All buck converters in the layout have the same layout
structure and use a separated ground trace to their respective ground connection on the part. All these ground
connections are connected together on the ground plane below the DLPA3000 itself. Figure 31 shows the
position of the converter inductor and its accompanying capacitors (L9 & C46, C47) positioned as near as
possible to the pins 51 and 53 using traces as thick as possible. The ground connections of these capacitors is
done using multiple vias to the ground layer to ensure a low resistance path.
10.3 SPI Connections
The SPI interface consists of several digital lines and the SPI supply. If routing of the interface lines is not done
properly, communication errors can occur. It should be prevented that SPI lines can pickup noise and possible
interfering sources should be kept away from the interface.
62
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
DLPA3000
www.ti.com
DLPS052 – OCTOBER 2015
SPI Connections (continued)
Pickup of noise can be prevented by ensuring that the SPI ground line is routed together with the digital lines as
much as possible to the respective pins. The SPI interface should be connected by a separate own ground
connection to the DGND of the DLPA3000 (Figure 32). This prevents ground noise between SPI ground
references of DLPA3000 and DLPC due to the high current in the system.
CLK
MISO
MOSI
SS_Z
DLPC
SPI
Interface SPI_GND
DLPA3000
GND
VIN
-
VGND-DROP +
I
DGND
DLPA3000 PCB
Figure 32. SPI Connections
Interfering sources should be kept away from the interface lines as much as possible. High-current lines, such as
neighboring PWR_7, should especially be routed carefully. If PWR 7 is routed too close to SPI_CLK, for
example, it could lead to false clock pulses and thus communication errors.
10.4 RLIM Routing
RLIM is used to sense the LED current. To accurately measure the LED current, the RLIM _K_1,2 lines should be
connected close to the top-side of measurement resistor RLIM, while RLIM_BOT_K_1,2 should be connected
close to the bottom-side of RLIM.
The switched LED current is running through RLIM. Therefore, a low-ohmic ground connection for RLIM is strongly
advised.
10.5 LED Connection
Switched large currents are running through the wiring from the DLPA3000 to the LEDs. Therefore, special
attention needs to be paid here. Two perspectives apply to the LED-to-DLPA3000 wiring:
1. The resistance of the wiring, Rseries
2. The inductance of the wiring, Lseries
The location of the parasitic series impedances are depicted in Figure 33.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
63
DLPA3000
DLPS052 – OCTOBER 2015
www.ti.com
LED Connection (continued)
VLED
RSERIES
LSERIES
SWP,Q,R
VRLIM
RLIM
Figure 33. Parasitic Inductance (Lseries) and Resistance (Rseries) in Series with LED
Currents up to 6 A can run through the wires connecting the LEDs to the DLPA3000. Some noticeable
dissipation can easily be caused. Every 10 mΩ of series resistances implies for 6 A average LED current a
parasitic power dissipation of 0.36 W. This might cause PCB heating, but more importantly, the overall system
efficiency is deteriorated.
Additionally, the resistance of the wiring might impact the control dynamics of the LED current. It should be noted
that the routing resistance is part of the LED current control loop. The LED current is controlled by VLED. For a
small change in VLED (ΔVLED) the resulting LED current variation (ΔILED) is given by the total differential
resistance in that path:
' ILED
rLED
R series
' VLED
R on _ SW
_ P ,Q ,R
R LIM
(10)
in which rLED is the differential resistance of the LED and Ron_SW_P,Q,R the on resistance of the strobe
decoder switch. In this expression, Lseries is ignored since realistic values are usually sufficiently low to cause any
noticeable impact on the dynamics.
All the comprising differential resistances are in the range of 25 mΩ to several 100s mΩ. Without paying special
attention, a series resistance of 100 mΩ can easily be obtained. It is advised to keep this series resistance
sufficiently low (for example,
工商网监
湘ICP备2023018690号
