Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
SN75DP130 DisplayPort™ 1:1 Redriver With Link Training
1 Features
3 Description
•
The SN75DP130 device is a single channel
DisplayPort™ (DP) re-driver that regenerates the DP
high-speed digital link. The device complies with the
VESA DisplayPort Standard Version 1.2, and
supports a 4-lane Main Link interface signaling up to
HBR2 rates at 5.4 Gbps per lane. This device also
supports DP++ Dual-Mode, offering TMDS signaling
for DVI and full HDMI Version 1.4a support.
1
•
•
•
•
•
•
•
•
•
Supports DP v1.1a and DP v1.2 Signaling
Including HBR2 Data Rates to 5.4 Gbps
Supports HDMI 1.4b With TMDS Clock
Frequencies up to 340 MHz
Glueless Interface to AMD, Intel, and NVIDIA
Graphics Processors
Auto-Configuration Through Link Training
Output Signal Conditioning With Tunable Voltage
Swing and Pre-Emphasis Gain
Highly Configurable Input Variable Equalizer
Two Device Options Including a Dual Power
Supply Configuration for Lowest Power
2-kV ESD HBM Protection
Temperature Range: 0°C to 85°C
48-Pin 7-mm × 7-mm VQFN Package
2 Applications
•
•
•
•
Notebook PCs
Desktop PCs
PC Docking Stations
PC Standalone Video Cards
The device compensates for PCB-related frequency
loss and switching-related loss to provide the
optimum DP electrical performance from source to
sink. The Main Link signal inputs feature configurable
equalizers with selectable boost settings. At the Main
Link output, four primary levels of differential output
voltage swing (VOD) and four primary levels of preemphasis are available. A secondary level of boost
adjustment, programmed through I2C, for fine-tuning
the Main Link output. The device can monitor the
AUX channel and automatically adjust the output
signaling levels and input equalizers in response to
Link
Training
commands.
Additionally,
the
SN75DP130 output signal conditioning and EQ
parameters are fully programmable through the I2C
interface.
Device Information(1)
PART NUMBER
SN75DP130
PACKAGE
VQFN (48)
BODY SIZE (NOM)
7.00 mm × 7.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simple Application
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Description (continued).........................................
Pin Configuration and Functions .........................
Specifications.........................................................
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
8
9
1
1
1
2
4
4
6
Absolute Maximum Ratings ...................................... 6
ESD Ratings.............................................................. 6
Recommended Operating Conditions....................... 7
Thermal Information .................................................. 8
Power Dissipation ..................................................... 8
Electrical Characteristics .......................................... 9
Switching Characteristics ........................................ 11
Typical Characteristics ............................................ 13
Parameter Measurement Information ................ 15
Detailed Description ............................................ 17
9.1 Overview ................................................................. 17
9.2
9.3
9.4
9.5
9.6
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
Programming ..........................................................
Register Maps ........................................................
17
18
23
25
26
10 Application and Implementation........................ 33
10.1 Application Information.......................................... 33
10.2 Typical Application ............................................... 35
11 Power Supply Recommendations ..................... 38
11.1 SN75DP130 Power Sequencing ........................... 38
12 Layout................................................................... 41
12.1 Layout Guidelines ................................................. 41
12.2 Layout Example .................................................... 42
13 Device and Documentation Support ................. 43
13.1 Trademarks ........................................................... 43
13.2 Electrostatic Discharge Caution ............................ 43
13.3 Glossary ................................................................ 43
14 Mechanical, Packaging, and Orderable
Information ........................................................... 43
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision D (July 2013) to Revision E
•
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Changes from Revision C (January 2013) to Revision D
Page
•
Power-Down Sequence deleted: 1. De-assert EN to the device.......................................................................................... 38
•
Power-Up Sequence deleted: 1. Assert RSTN and de-assert EN to the device.................................................................. 38
•
Power-Up Sequence deleted: 5. Assert EN a minimum of 10 µs after RSTN has been de-asserted. ............................... 38
•
Deleted the EN time line from Figure 34 .............................................................................................................................. 38
Changes from Revision B (October 2011) to Revision C
Page
•
Added text to RSTN description in PIN FUNCTIONS ............................................................................................................ 5
•
Added RSTN pin row to VIH in RECOMMENDED OPERATING CONDITIONS .................................................................... 7
•
Added RSTN pin row to VIL in RECOMMENDED OPERATING CONDITIONS .................................................................... 7
•
Added rows to Device power under normal operation in POWER DISSIPATION table ........................................................ 8
•
Changed in Table 1 13.9 to 113.9 ........................................................................................................................................ 13
•
Deleted unnecessary tie dot in Block Diagram..................................................................................................................... 17
•
Changed Table 3 .................................................................................................................................................................. 20
•
Changed Figure 17............................................................................................................................................................... 21
•
Changed Figure 18............................................................................................................................................................... 23
•
Changed SN75DP130 Local I2C Control and Status Registers ........................................................................................... 26
•
Added DP130 POWER SEQUENCING section ................................................................................................................... 38
2
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
Changes from Revision A (September 2011) to Revision B
•
Page
Deleted pins 37 an 43 from GND in the PIN FUNCTIONS table ........................................................................................... 6
Changes from Original (April 2011) to Revision A
•
Page
Changed pin numbers in PIN FUNCTIONS table, VDDD_DREG and NC ............................................................................ 6
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
3
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
5 Description (continued)
The SN75DP130 is optimized for mobile applications, and contains activity detection circuitry on the Main Link
input that transitions to a low-power Output Disable mode in the absence of a valid input signal. Other low-power
modes are supported, including a standby mode with typical dissipation of approximately 2 mW when no video
sink (for example, monitor) is connected.
The device is characterized for an extended operational temperature range from 0°C to 85°C.
The SN75DP130 offers separate AUX and DDC source interfaces that connect to one AUX sink channel. This
minimizes component count when implemented with a graphics processor (GPU) comprising separate DDC and
AUX interfaces. For GPUs with combined DDC/AUX, the device can operate as a FET switch to short-circuit the
AUX channel AC coupling caps while connected to a TMDS sink device. Other sideband circuits such as Hot
Plug Detect (HPD) are optimized to reduce external components, providing a seamless connection to Intel, AMD,
and NVIDIA graphics processors.
6 Pin Configuration and Functions
VDDD
EN
AUX_SNKn
40
21
VDDD
IN1p
41
20
OUT1p
IN1n
42
19
OUT1n
VDDD
43
18
GND
IN2p
44
17
OUT2p
IN2n
45
16
OUT2n
NC
46
15
VDDD
IN3p
47
14
13
12
OUT3p
IN3n
48
13
12
OUT3n
OUT1n
Exposed Thermal Pad
GND
OUT2p
OUT2n
NC
OUT3p
OUT3n
1
2
Submit Documentation Feedback
3
4
5
6
7
8
9
10 11
VDDD
10 11
OUT1p
HPD_SNK
48
VCC
AUX_SRCn
OUT0n
NC
NC
CAD_SNK
14
9
AUX_SNKp
22
HPD_SRC
47
8
AUX_SRCp
39
CAD_SRC
15
7
GND
OUT0p
IN0n
OUT0n
NC
46
6
VDDD
GND
23
VDDD
16
5
SCL_DDC
24
38
SCL_CTL
45
26 25
SDA_CTL
17
28 27
IN0p
ADDR_EQ
44
4
SDA_DDC
VCC
18
3
30 29
VCC
43
2
31
RSTN
VCC
AUX_SNKn
AUX_SRCp
AUX_SRCn
GND
AUX_SNKp
VCC
SDA_DDC
EN
19
Exposed Thermal Pad
1
4
SCL_DDC
20
36
37
VDDD_DREG
IN3n
OUT0p
VCC
IN3p
41
HPD_SNK
NC
GND
23
21
CAD_SNK
IN2n
40
HPD_SRC
IN2p
24
22
42
35 34 33 32
26 25
39
NC
NC
SN75DP130DS RGZ Package
48-Pin VQFN Dual Supply
Top View
VDDD
CAD_SRC
IN1n
28 27
38
VCC
IN1p
30 29
SDA_CTL
NC
31
SCL_CTL
IN0n
35 34 33 32
ADDR_EQ
IN0p
36
37
VDDD_DREG
NC
RSTN
VCC
SN75DP130SS RGZ Package
48-Pin VQFN Single Supply
Top View
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
Pin Functions
PIN
NAME
I/O
NO.
DESCRIPTION
MAIN LINK TERMINALS
IN0n
39
IN0p
38
IN1n
42
IN1p
41
IN2n
45
IN2p
44
IN3n
48
IN3p
47
OUT0n
22
OUT0p
23
OUT1n
19
OUT1p
20
OUT2n
16
OUT2p
17
OUT3n
13
OUT3p
14
DisplayPort Main Link Lane 0 Differential Input
DisplayPort Main Link Lane 1 Differential Input
Input
(100-Ω diff)
DisplayPort Main Link Lane 2 Differential Input
DisplayPort Main Link Lane 3 Differential Input
DisplayPort Main Link Lane 0 Differential Output
DisplayPort Main Link Lane 1 Differential Output
Output
(100-Ω diff)
DisplayPort Main Link Lane 2 Differential Output
DisplayPort Main Link Lane 3 Differential Output
AUX CHANNEL AND DDC DATA TERMINALS
AUX_SRCn
29
AUX_SRCp
30
AUX_SNKn
27
AUX_SNKp
28
SDA_DDC
34
SCL_DDC
33
I/O
Source Side Bidirectional DisplayPort Auxiliary Data Channel. If the AUX_SNK
(100-Ω diff) channel is used for monitoring only, these signals are not used and may be left open.
I/O
Sink Side Bidirectional DisplayPort Auxiliary Data Channel.
(100-Ω diff)
I/O
Bidirectional I2C Display Data Channel (DDC) for TMDS mode. These signals may be
used together with AUX_SNK to form a FET switch to short-circuit the AC coupling
capacitors during TMDS operation in a DP++ Dual-Mode configuration. These
terminals include integrated 60-kΩ pullup resistors
Hot Plug Detect Output to the DisplayPort Source.
HPD, CAD, AND CONTROL TERMINALS
HPD_SRC
9
O
HPD_SNK
11
I
Note: Pull this input high during compliance testing or use I2C control interface to go
into compliance test mode and control HPD_SNK and HPD_SRC by software.
CAD_SRC
8
O
DP Cable Adapter Detect Output. This output typically drives the GPU CAD input.
I
DisplayPort Cable Adapter Detect Input. This input tolerates a 5-V supply with a
supply impedance higher than 90kΩ. A device internal zener diode limits the input
voltage to 3.3 V.
An external 1MΩ resistor to GND is recommended. This terminal is used to select DP
mode or TMDS mode in a DP++ Dual-Mode application.
DisplayPort Hot Plug Detect Input from Sink. This device input is 5-V tolerant.
CAD_SNK
10
SCL_CTL
4
SDA_CTL
5
I/O
Bidirectional I2C interface to configure the SN75DP130. This interface is active
independent of the EN input but inactive when RSTN is low.
Active Low Device Reset. This input includes a 150-kΩ resistor to the VDDD core
supply. An external capacitor to GND is recommended on the RSTN input to provide a
power-up delay (see the VIL and VIH specifications in Recommended Operating
Conditions).
RSTN
35
I
This signal is used to place the SN75DP130 into Shutdown mode for the lowest power
consumption. When the RSTN input is asserted, all outputs (excluding HPD_SRC and
CAD_SRC) are high-impedance, and inputs (excluding HPD_SNK and CAD_SNK) are
ignored; all I2C and DPCD registers are reset to their default values.
At power up, the RSTN input must not be de-asserted until the VCC and VDDD
supplies have reached at least the minimum recommended supply voltage level (see
Figure 34 for timing requirements).
EN
26
I
Device Enable. This input incorporates an internal pullup of 200 kΩ.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
5
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Pin Functions (continued)
PIN
NAME
NO.
ADDR_EQ
3
I/O
DESCRIPTION
I2C Target Address Select and EQ Configuration Input. If the I2C bus is used, this
3-level Input input setting selects the I2C target address, as described in Figure 19. This input also
configures the input EQ to the device, as described in Table 3.
SUPPLY AND GROUND TERMINALS
VDDD
VCC
SN75DP130DS
Digital low voltage core and Main Link supply for SN75DP130DS device option.
6, 12, 15, 21, 25, 32, 37,
Nominally 1.1 V.
43
SN75DP130SS
1, 6, 12, 25, 32, 36
SN75DP130DS
1, 36
SN75DP130SS: Digital voltage regulator decoupling; install 1 µF to GND.
SN75DP130DS: Treat same as VDDD; this pin will be most noisy of all VDDD
terminals and needs a decoupling capacitor nearby.
VDDD_DREG
2
GND
18, 24, 31, and
Exposed Thermal Pad
NC
3.3-V Supply
SN75DP130SS
7, 15, 21, 37, 40, 43, 46
SN75DP130DS
7, 40, 46
Ground. Reference GND connections include the device package exposed thermal
pad.
No Connect. These terminals may be left unconnected, or connect to GND.
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
MIN
Supply voltage
Voltage
UNIT
V
VCC
–0.3
4
VDDD, VDDD_DREG
–0.3
1.3
Main link I/O differential voltage
–0.3
1.3
HPD_SNK
–0.3
5.5
All other terminals
–0.3
4
–65
150
Storage temperature, Tstg
(1)
MAX
V
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
6
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
7.3 Recommended Operating Conditions
MIN
NOM
MAX
3
3.3
3.6
0.97
1.05
1.2
V
85
°C
103.1
°C
5.5
V
VCC
Supply voltage
VDDD
Digital core and Main Link supply voltage
TA
Operating free-air temperature
TCASE
Case temperature
VIH(HPD)
High-level input voltage HPD_SNK
1.9
VIH
High-level input voltage for device
control signals
1.9
3.6
RSTN pin (typical hysteresis of 80 mV)
VIL
Low-level input voltage for device
control signals
RSTN pin (typical hysteresis of 80 mV)
0
0.75
0
0.8
0.3
UNIT
V
V
V
MAIN LINK TERMINALS
VID
Peak-to-peak input differential voltage; RBR, HBR, HBR2
dR
Data rate
0.3
CAC
AC coupling capacitance (each input and each output line)
75
Rtdiff
Differential output termination resistance
80
VOterm
Output termination voltage (AC coupled)
0
100
When used as re-driver in DP source
1.40
Vpp
5.4
Gbps
200
nF
120
Ω
2
V
20
tSK(in
HBR2)
Intra-pair skew at the input at 5.4
Gbps
tSK(in
HBR)
Intra-pair skew at the input at 2.7 Gbps
100
ps
RBR)
Intra-pair skew at the input at 1.62 Gbps
300
ps
tSK(in
When used as receiver equalizer in DP sink
100
ps
AUX CHANNEL DATA TERMINALS
VI-DC
DC input voltage
AUX_SRCp and AUX_SNKp in DP mode
–0.5
0.3
0.4
AUX_SRCn and AUX_SNKn in DP mode
2
3
3.6
AUX_SRCp/n and AUX_SNKp/n in TMDS mode
–0.5
VID
Differential input voltage amplitude (DP mode only)
300
dR(AUX)
Data rate (before Manchester encoding)
0.8
dR(FAUX)
Data rate Fast AUX (300ppm frequency tolerance)
tjccin_adj
Cycle-to-cycle AUX input jitter adjacent cycle (DP mode only)
tjccin
Cycle-to-cycle AUX input jitter within one cycle (DP mode only)
CAC
AUX AC coupling capacitance (DP mode only)
VsrcCMM
AUX source common mode voltage (only applies to DP mode)
CAD = VIL; measured on AUX source and sink before AC coupling caps
V
3.6
1
1400
mVPP
1.2
Mbps
720
Mbps
0.05
UI
0.1
UI
75
200
nF
0
2000
mV
–0.5
3.6
V
100
kbps
2
DDC AND I C TERMINALS
VI
Input voltage
dR
Data rate
VIH
High-level input voltage
VIL
Low-level input voltage
0.7 VCC
V
0.3 VCC
2
fSCL
SCL clock frequency standard I C mode
tw(L)
SCL clock low period standard I2C mode
tw(H)
SCL clock high period standard I2C mode
Cbus
Total capacitive load for each bus line
100
µs
4
µs
Submit Documentation Feedback
Product Folder Links: SN75DP130
kHz
4.7
400
Copyright © 2011–2015, Texas Instruments Incorporated
V
pF
7
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
7.4 Thermal Information
SN75DP130
THERMAL METRIC (1)
RGZ (VQFN)
UNIT
48 PINS
RθJA
Junction-to-ambient thermal resistance
35.1
RθJCtop
Junction-to-case (top) thermal resistance
21.5
RθJB
Junction-to-board thermal resistance
11.7
ψJT
Junction-to-top characterization parameter, high-k board
1.2
ψJB
Junction-to-board characterization parameter, high-k board
11.9
RθJCbot
Junction-to-case (bottom) thermal resistance
6.7
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
7.5 Power Dissipation
See SN75DP130 Power Sequencing.
PARAMETER
PN
Device power under normal operation
PSD
Shutdown mode power dissipation
PSBY
Standby mode power dissipation
PD3
D3 power down mode dissipation
POD
Output disable (squelch) mode current
(1)
8
TEST CONDITIONS (1)
TYP
MAX
SN75DP130SS; 4 DP Lanes.
MIN
468
828
SN75DP130DS; 4 DP Lanes.
174
304
SN75DP130SS; 2 DP Lanes
252
450
SN75DP130DS; 2 DP Lanes.
102
178
SN75DP130SS; 1 DP Lanes
144
252
SN75DP130DS; 1 DP Lanes.
66
UNIT
mW
112
SN75DP130SS; 4 DP Lanes.
14.4
SN75DP130DS; 4 DP Lanes.
7.2
SN75DP130SS; 4 DP Lanes.
14.4
SN75DP130DS; 4 DP Lanes.
7.2
SN75DP130SS; 4 DP Lanes.
54
SN75DP130DS; 4 DP Lanes.
46
SN75DP130SS; 4 DP Lanes.
126
180
SN75DP130DS; 4 DP Lanes.
58
88
mW
mW
mW
mW
Test conditions correspond to Power Supply test conditions in Electrical Characteristics
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
7.6 Electrical Characteristics
over recommended operating conditions (unless otherwise noted)
PARAMETER (1)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER SUPPLY
ICCDP1HBR2
ICCDP2HBR2
ICCDP4HBR2
Supply Current 1 DP Lanes Maximum conditions: IN/OUT at 5.4 Gbps
Supply Current 2 DP Lanes PRBS,VOD = 510 mVpp, PE = 6 dB; AUX at 1 Mbps
PRBS, VID = 1000 mVpp; EQ = 3.5 dB
Typical Conditions: IN/OUT at 5.4 Gbps
Supply Current 4 DP Lanes PRBS,VOD = 510 mVpp, PE = 0dB AUX and I2C
Idle; EQ = 5 3dB
ICCDP1HBR
Supply Current 1 DP Lanes
ICCDP2HBR
Supply Current 2 DP Lanes
ICCDP4HBR
Supply Current 4 DP Lanes
ICCTMDS
Supply Current TMDS
Mode
Main Link at 2.5 Gbps PRBS, VID = VOD = 600 mVpp;
AUX Idle
ISD
Shutdown supply current
Shutdown mode
ISBY
Standby supply current
Standby mode
ID3
D3 supply current
D3 power-down mode
IOD
Squelch supply current
Output disable (Squelch) mode
Main Link at 2.7Gbps PRBS, VOD = 510 mVpp,
PE = 0 dB; AUX and I2C Idle; EQ at 3 dB fixed gain
40
70
mA
70
125
mA
130
230
mA
40
mA
70
mA
130
mA
170
mA
4
mA
3
4
mA
10
15
mA
35
50
mA
3
MAIN LINK
VOD(L0)
238
340
442
VOD(L1)
357
510
663
VOD(L2)
Output differential voltage
swing
VPRE(L0); 675 Mbps D10.2 Test Pattern; BOOST = 01
VOD(L3)
VOD(TMDS)
675 Mbps D10.2 Test Pattern; BOOST = 01
ΔVOD(L0L1)
ΔVOD(L1L2)
Output peak-to-peak
differential voltage delta
ΔVOD(L2L3)
VPRE(L0)
VPRE(L1)
VPRE(L2)
1300
420
600
780
1.7
3.5
5.3
1.6
2.5
3.5
0.8
3.5
6
0
0.25
3.5
VOD = VOD(L0); BOOST = 01
Output VPRE boost
mVPP
dB
dB
6
9.5
BOOST = 10
10%
BOOST = 00
–10%
dB
2
Pre-emphasis delta
Measured in compliance with PHY CTS1.1D15 section 3.3
at test point TP2 using special CTS test board
ΔVPRE(L3L2)
1.6
dB
1.6
ΔVConsBit
Nontransition bit voltage
variation
AEQ(HBR)
Equalizer gain for
RBR/HBR
AEQ(HBR2)
Equalizer gain for HBR2
AEQ(TMDS)
Equalizer gain for TMDS
ROUT
Driver output impedance
RIN
Input termination
impedance
VIterm
Input termination voltage
VOCM(SS)
Steady state output
common-mode voltage
(1)
897
1000
Driver output pre-emphasis VOD = VOD(L0), VOD(L1), or VOD(L2); BOOST = 01
(default)
VOD = VOD(L0) or VOD(L1); BOOST = 01
ΔVPRE(L1L0)
ΔVPRE(L2L1)
690
700
All VOD options
VPRE(L3)
VPRE(BOOST)
ΔVODn = 20×log(VODL(n+1) / VODL(n)) measured in
compliance with PHY CTS1.1D15 section 3.2 at test point
TP2 using special CTS test board
484
See CTS spec section 3.3.5
30%
See Table 3 for EQ setting details;
Max value represents the typical value for the maximum
configurable EQ setting
9
dB
18
dB
3
dB
Ω
50
60
Ω
0
2
V
0
2
V
40
AC coupled; self-biased
50
Values are VDD supply measurements; VCC supply (DS package option) measurements are 5 mA (typical) and 8 mA (max), with zero
current in shutdown and standby modes.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
9
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Electrical Characteristics (continued)
over recommended operating conditions (unless otherwise noted)
PARAMETER (1)
TEST CONDITIONS
MIN
ΔVOCM(SS)
Change in steady state
output common-mode
voltage between logic
levels
Tested in compliance to section 3.10 in CTS 1.1a
VOCM(PP)
Output common-mode
noise
HBR2
VSQUELCH
Squelch threshold voltage
Programable through I2C; default at 80 mVpp typical
ITXSHORT
Short circuit current limit
Main Link outputs shorted to GND
TYP
MAX
10
UNIT
mVPP
20
mVRMS
30
80
mVPP
50
mA
HPD_SRC, CAD_SRC
VOH
High-level output voltage
IOH = 500 µA
2.7
3.6
V
VOL
Low-level output voltage
IOH = 500 µA
0
0.1
V
RoutCAD
CAD series output
resistance (2)
EN = RSTN = VCC; HPD_SNK = CAD_SNK = VCC
150
Ω
RoutHPD
HPD series output
resistance
EN = RSTN = VCC; HPD_SNK = CAD_SNK = VCC
150
Ω
ILEAK
Leakage current
(3)
VCC = 0 V, V(pin) = 1.2 V; RSTN
20
VCC = 0 V, V(pin) = 3.3 V; SCL/SDA_CTL, AUX_SNKp/n
20
VCC = 0 V, V(pin) = 3.3 V; HPD_SNK
40
VCC = 0 V, V(pin) = 3.3 V; AUX_SRCp/n
60
μA
HPD_SNK
IH
High-level input current
VIH = 1.9 V (leakage includes the 130-kΩ pull-down
resistor)
–30
30
µA
IL
Low-level input current
VIL = 0.8 V (leakage includes the 130-kΩ pull-down
resistor)
–30
30
µA
VTH+
Positive going input
threshold voltage
RpdHPD
HPD input termination to
GND
VCC = 0 V
100
IH
High-level input current
VIH = 1.9 V
IL
Low-level input current
VIL = 0.8 V
VTH+
Positive going input
threshold voltage
1.4
130
V
160
kΩ
–1
1
µA
–1
1
µA
CAD_SNK
1.4
V
2
AUX/DDC/I C
VPASS
DDC mode passthrough
voltage
VCAD_SNK = VIH; IO = 100 µA
CIO
I/O capacitance
VIO = 0 V; f(test) = 1 MHz
On resistance AUX_SRCn
to AUX_SNKn in DP mode
VCC = 3 V w/ VI = 2.85 V or
VCC = 3.6 V w/ VI = 3.4 V; IO = 5 mA
On resistance
SCL/SDA_DDC to
AUX_SNK in TMDS mode
rON
10
pF
10
IO = 3 mA
15
30
On resistance AUX_SRC to
IO = 3 mA
AUX_SNK in TMDS mode
10
20
On resistance variation with
VCC = 3.6 V, IO = 5 mA, VI = 2.6 to 3.4 V,
input signal voltage change
VCC = 3 V, IO = 5 mA, VI = 0 to 0.4 V
in DP mode
VID(HYS)
Differential input hysterisis
By design (simulation only)
IH
High-level input current
VI = VCC
10
V
5
ΔrON
(2)
(3)
1.9
5
50
–5
Ω
Ω
mV
5
µA
A series output resistance of 100kΩ may be added in series to the CAD_SRC output to mimic a cable adapter.
Applies to failsafe inputs: RSTN, SDA_CTL, SCL_CTL, SDA_DDC, SCL_DDC, AUX_SNK P/N, AUX_SRC P/N, HPD_SNK
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
Electrical Characteristics (continued)
over recommended operating conditions (unless otherwise noted)
PARAMETER (1)
TEST CONDITIONS
MIN
VI = GND; CAD_SNK = VIH
TYP
–5
MAX
5
UNIT
IL
Low-level input current
VAUX+
Voltage on the Aux+ for
PHY-CTS 3.19
1M (5%) pullup to VCC and 100-kΩ pulldown to GND on
AUX+; VCC = 3.3 V
0
0.4
V
VAUX-
Voltage on the Aux- for
PHY-CTS 3.18
100 kΩ pullup to VCC and 1M (5%) pulldown to GND on
AUX-;
VCC = 3.3 V
2.4
3.6
V
|S1122|
Differential line insertion
loss
VID = 400 mV, AC coupled; p-channel biasing 0.3 V and
N-channel 3 V; 360-MHz sine wave; CAD_SNK = VIL
1.6
3
dB
RDDC
Switcheable pul-lup resistor
on DDC at source side
CAD_SNK = VIH
(SCL_DDC, SDA_DDC)
48
60
72
kΩ
MIN
TYP
MAX
VI = GND; At DDC inputs
80
µA
7.7 Switching Characteristics
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
UNIT
MAIN LINK
tPD
Propagation delay time
tSK(1)
Intra-pair output skew
See Figure 10
300
tSK(2)
Inter-pair output skew
Δtjit
VOD(L0); VPRE(L0); EQ = 8 dB; clean source; minimum input
Total peak-to-peak residual jitter and output cabling; 1.62 Gbps, 2.7 Gbps, and 5.4 Gbps
PRBS7 data pattern.
tsq_enter
Squelch entry time
Time from active DP signal turned off to ML output off with
noise floor minimized
tsq_exit
Squelch exit time
Time from DP signal on to ML output on
ps
20
ps
100
ps
15
ps
10
120
μs
0
1
μs
50
ns
50
ns
VCC = 3 V; See Figure 2
400
ms
VID = 400 mV, AC coupled; p-channel biasing 0.3V and
N-channel 3 V; See Figure 13
400
ps
3
ns
3
ns
50
ns
50
ns
50
µs
Signal input skew = 0ps; dR = 2.7 Gbps, VPRE = 0 dB, 800
mVp-p, D10.2 clock pattern at device input; See Figure 11
HPD/CAD
tPD(HPD)
Propagation delay HPD_SNK to
HPD_SRC
tPD(CAD)
Propagation delay CAD_SNK to
CAD_SRC
tT(HPD)
HPD logic shut off time
VCC = 3 V; See Figure 1
AUX/DDC/I2C
tsk(AUX)
Intra-pair skew
tPLH(DP)
Propagation delay time, low to
high
tPHL(DP)
Propagation delay time, high to
low
tPLH(DDC)
Propagation delay time, low to
high
tPHL(DDC)
Propagation delay time, high to
low
tPU(AUX)
Main Link D3 wake-up time
CAD = VIL; 1-Mbps pattern;See Figure 14
CAD = VIH; 100-kbps pattern
VID = 0.1 V, VICMM = 2-V source side (before AC coupling
caps)
I2C
Refer to the I2C-Bus Specification, Version 2.1 (January 2000); SN75DP130 meets the switching characteristics for standard mode
transfers up to 100 kbps.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
11
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
VCC
www.ti.com
HPD_SNK
HPD_SNK
50%
VCC
50%
0V
0V
tPD(HPD)
VCC
Sink Hot Plug
Detect Timeout
t T(HPD)
HPD_SRC
VOH
HPD_SRC
50%
50%
VOL
Device active
0V
Figure 1. HPD Timing Diagram 1
12
Low power
Figure 2. HPD Timing Diagram 2
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
7.8 Typical Characteristics
Table 1. Characterization Test Board Trace Lengths Related to Input Jitter
INPUT MODE
Display Port HBR2
TMDS 3.4 Gbps
TRACE LENGTH (INCHES)
TOTAL INPUT JITTER (ps)
RECOMMENDED EQ SETTING
2
14.4
8
6
23.1
8
10
38.8
10
14
58.9
10
18
84.8
13
22
113.9
13
2
15.8
6
6
21.3
6
10
33.2
6
14
49.9
13
18
70.5
13
22
91.5
13
Gain represents SN75DP130 design simulation.
Figure 3. Typical EQ Gain Curves
DisplayPort output jitter measured at the surface mount pins
connected to the main link output channels on the SN75DP130
characterization test board; input jitter generated from test board with
variable input trace lengths using 4 mil traces of lengths 2 inches to
22 inches generating the typical input jitter as represented in Table 1.
Figure 4. DisplayPort Sink Jitter Performance With Optimal
EQ Settings
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
13
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
DisplayPort output jitter measured at the surface mount pins
connected to the main link output channels on the SN75DP130
characterization test board; input jitter generated from test board with
variable input trace lengths using 4 mil traces of lengths 2 inches to
22 inches generating the typical input jitter as represented in Table 1.
Figure 5. TMDS Sink jitter Performance With Optimal EQ
Settings
Figure 7. SN75DP130 Output; 10-Inch Input Trace; 13-dB EQ
Setting; DP Sink
Figure 6. Main Link Input With 10-Inch Trace; DisplayPort
Sink
Figure 8. Main Link Input With 10-Inch Trace; TMDS Sink
Figure 9. SN75DP130 Output; 10-Inch Input Trace; 13-dB EQ Setting; TMDS Sink
14
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
8 Parameter Measurement Information
VOD
tF
tR
100%
80%
0V
VOCM
20%
0%
VOCM(pp)
DVOCM(ss)
D+
VIterm
0V to 2V
D-
50 W
50 W
50 W
50 W
D+
VD+
Receiver
VID
Y
Driver
100pF
VY
D-
Z
100pF
VD-
VZ
VID = VD+ - VD-
VOD = VY - VZ
VICM = (VD+ + VD-)
2
VOCM = (VY + VZ)
2
Figure 10. Main Link Test Circuit
tOUTxp(f)
tOUTxn(f)
tOUTxn(r)
tOUTxp(r)
OUTxp
50%
OUTxn
tsk1 = 0.5 x | (tOUTxp(r)-tOUTxn(f)) + (tOUTxp(f)-tOUTxn(r)) |
tsk2
OUTyp
OUTyn
Figure 11. Main Link Skew Measurements
TP
HPD_SNK
HPD_SRC
TP
130 KW
100 KW
SN75DP130
Figure 12. HPD Test Circuit
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
15
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Parameter Measurement Information (continued)
2 .2V
50 %
1.8V
t sk(AUX )
Figure 13. AUX Skew Measurement
2.2 V
AUX Input
1.8 V
Differential
0V
AUX Input
t PHL (AUX)
t PLH(AUX)
Differential
AUX Output 0 V
Figure 14. AUX Delay Measurement
16
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
9 Detailed Description
9.1 Overview
The SN75DP130 DisplayPort (DP) re-driver that regenerates the DP high-speed digital link. The device complies
with the VESA DisplayPort Standard Version 1.2, and supports a 4-lane main link interface signaling up to HBR2
rates at 5.4 Gbps per lane. The device compensates for ISI loss across a transmission line to provide the
optimum DP electrical performance from source to sink. The SN75DP130 is typically used in source applications
either on a motherboard or in a docking station. With its large amount of equalization gain and ability to adjust its
outputs levels, the DP130 can also be used in a sink application.
9.2 Functional Block Diagram
VCC
CAD_SRC
CADout
CAD_SNK
CADin
HPD_SNK
HPDin
ADDR_EQ
ADDR_EQ
RinHPD
HPD_SRC
VDDD
~130k
HPDout
RRST=150k
VCC
VDDD (VCORE)
GND
RSTN
EN
RESET
IN
VREG
EN
OUT
REN=200k
VIterm
VBIAS
VCC
50
50
50
IN0p
EQ
IN0n
50
OUT0p
DP++
Driver
OUT0n
VIterm
50
VBIAS
50
50
50
IN1p
EQ
OUT1p
DP++
Driver
IN1n
OUT1n
VIterm
50
VBIAS
50
50
50
IN2p
EQ
IN2n
OUT2p
DP++
Driver
VIterm
50
OUT2n
VBIAS
50
50
IN3p
EQ
50
OUT3p
DP++
Driver
IN3n
OUT3n
AMPL
PRE_EMP
OE
ADDR_EQ
SCL_CTL
SDA_CTL
HPDout
ctrl[3:1]
I2C
Target
CADin
HPDin
EN
ADDR_EQ
vcc
EQ Control
OE
CTRL
CADout
AEQ(Lx)
CADin
Registers
RDDC
PRE_EMP
CADin
RDDC
SCL_DDC
SDA_DDC
DPCD
Training
Logic
AMPL
PRE_EMP
ctrl2
ctrl1
AUX_SRCp
AUX_SRCn
AUX_SNKp
AUX_SNKn
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
17
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
9.3 Feature Description
9.3.1 Reset Signal
The SN75DP130 RSTN input gives control over the device reset and to place the device into shutdown mode.
When RSTN is low, all DPCD registers are reset to their default values, and all Main Link lanes are disabled.
When the RSTN input returns to a high logic level, the device comes out of the shutdown mode. To turn on the
Main Link, it is necessary to either program the DPCD registers through the local I2C interface or to go through a
full sequence of Link Training between DP source and DP sink.
It is critical to reset the digital logic of the SN75DP130 after the VDDD supply is stable (that is, VDDD has reached
the minimum recommended operating voltage). This is achieved by asserting the RSTN input from low to high. A
system may provide a control signal to the RSTN signal that transitions low to high after the VDDD supply is
stable, or implement an external capacitor connected between RSTN and GND, to allow delaying the RSTN
signal during power up. The implementations are shown in Figure 15 and Figure 16.
VDDD
Open Drain
Output
RSTN
GPO
RSTN
C
R RSTN = 150 kW
C
Controller
SN75DP130
SN75DP130
Figure 16. RSTN Input from Active Controller
Figure 15. External Capacitor Controlled RSTN
space
When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of
the VDDD supply where a slower ramp-up results in a larger value external capacitor.
Refer to the latest reference schematic for the SN75DP130 device and/or consider approximately 200-nF
capacitor as a reasonable first estimate for the size of the external capacitor.
When implementing a RSTN input from an active controller, it is recommended to use an open-drain driver if the
RSTN input is driven. This protects the RSTN input from damage of an input voltage greater than VDDD.
18
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
9.3.2 Hot Plug Detect and Cable Adapter Detect
The SN75DP130 generates the Hot Plug Detect (HPD_SRC) signal to indicate to the source that a sink has been
detected. A low HPD_SNK signal input indicates no sink device is connected. When HPD_SNK is high, the
CAD_SNK signal indicates whether a DP sink (CAD_SNK=low) or a TMDS sink (CAD_SNK=high).
A sink device can request a source device interrupt by pulling the HPD_SNK signal low for a duration of 0.5 ms
to 1 ms. The interrupt passes through the SN75DP130. If the HPD_SNK signal goes low for longer than 2 ms,
the DP source determines that the sink device is disconnected. To conserve power, the SN75DP130 will go into
a power saving Standby mode after the HPD signal went low for a duration of tT(HPD).
In the TMDS mode the AUX training logic is disabled and the Main Link transmits with a fixed output voltage
swing of 600mVpp; the pre-emphasis level is set to 0 dB. Output swing and pre-emphasis level are also
adjustable by I2C interface. In TMDS mode all four Main Link output lanes are enabled.
Through the local I2C interface it is also possible to force the device to ignore HPD_SNK and CAD_SNK, and
control HPD_SRC and CAD_SRC directly.
9.3.3 AUX and DDC Configuration
The SN75DP130 offers an AUX source channel (AUX_SRC), AUX sink channel (AUX_SNK), a selectable DDC
interface (SDA_DDC/SCL_DDC) for TMDS mode, and a local I2C control interface (SCL_CTL / SDA_CTL). Upon
power-up, the SN75DP130 enables the connection between the AUX_SNK to the appropriate source interface
based on CAD_SNK. Table 2 describes the switching logic, including the programmability through the local I2C
interface.
The DDC interface incorporates 60-kΩ pull-up resistors on SDA_DDC and SCL_DDC, which are turned on when
CAD_SNK is high (TMDS mode) but turned off when CAD_SNK is low (DP mode).
Table 2. AUX and DDC Interface Configurations
HPD_SNK
I2C
REGISTER
BIT 04.0
I2C
REGISTER
BIT 04.1
CAD_SNK
AUX_SNK
AUX_SRC
DDC
AUX
MONITOR
0
X
X
X
OFF
OFF
OFF
inactive
0
ON
ON
OFF
active
1
ON
OFF
ON
inactive
0
OFF
ON
OFF
active
DP sink detected; AUX_SNK disconnected
from AUX_SRC; AUX_SNK monitors AUX
training
1
ON
ON
OFF
inactive
TMDS cable adapter detected; AUX_SNK
connects to AUX_SRC and can be used to
short AC coupling caps
ON
ON
OFF
0
(default; works
for Intel,
NVIDIA, and
AMD)
0
(default)
1
1
(NVIDIA, AMD
special mode)
0
0
1
1
1
undetermined
COMMENT
no sink detected; low power mode
DP sink detected; AUX_SNK connects to
AUX_SRC
TMDS cable adapter detected; DDC
connects to AUX_SNK
active
DP sink detected; AUX_SNK connects to
AUX_SRC
inactive
TMDS cable adapter detected; AUX_SRC
connects to AUX_SNK
mode not recommended
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
19
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
9.3.4 Main Link Configuration
The EQ input stage is self-configuring based on Link Training. A variety of EQ settings are available through
external pin configuration to accommodate for different PCB loss and GPU settings, and the I2C interface may be
used to fully customize EQ configuration lane-by-lane beyond the input pin configurability options, as described
in Table 3.
Table 3. Main Link EQ Configurations
EQ_I2C_ENABLE
(reg 05.7)
ADDR_EQ
VIL
CAD_SNK (1)
VIL = DP
VIH = TMDS
VIL
VIH
0 (default)
VIM
VIL
VIH
VIH
VIL
VIH
1
x
LINK
TRAINING
ON/OFF
(reg 04.2)
LINK TRAINING AEQ(Lx) (2)
LANE 0 to 2
1 (default)
AEQ(L0) = 8 dB at 2.7 GHz
AEQ(L1) = 6 dB at 2.7 GHz
AEQ(L2) = 3.5 dB at 2.7 GHz
AEQ(L3) = 0 dB at 2.7 GHz
0
AEQ(Lx) = 6 dB at 2.7 GHz
x
EQ(Lx) = 6 dB at 2.7 GHz
1
AEQ(Lx) = 8 dB at 2.7 GHz
0
AEQ(Lx) = 8 dB at 2.7 GHz
x
EQ(Lx) = 8 dB at 2.7 GHz
1
AEQ(L0) = 15 dB at 2.7 GHz
AEQ(L1) = 13 dB at 2.7 GHz
AEQ(L2) = 10 dB at 2.7 GHz
AEQ(L3) = 6 dB at 2.7 GHz
0
AEQ(Lx) = 13 dB at 2.7 GHz
x
EQ(Lx) = 13 dB at 2.7 GHz
1
AEQ(Lx) = 0 dB at 2.7 GHz
AEQ(Lx) I2C programmable
VIL
(1)
(2)
20
automatic low-range EQ gain
based on link training; DP
mode
3 dB at 1.35 GHz
TMDS mode; fixed EQ
DP mode; fixed EQ
same as Lane 0 to 2
DP mode; fixed EQ
DP mode; fixed EQ
3 dB at 1.35 GHz
TMDS mode; fixed EQ
same as Lane 0 to 2
automatic high-range EQ gain
based on link training; DP
mode
3 dB at 1.35 GHz
TMDS mode; fixed EQ
DP mode; fixed EQ
AEQ(L1) = 0 dB at 2.7 GHz
AEQ(L1) I2C programmable
x
DESCRIPTION
same as Lane 0 to 2
same as Lane 0 to 2
0
VIH
LINK TRAINING
AEQ(Lx) (2)
LANE 3
3 dB at 1.35 GHz
DP mode; EQ fully
programmable for each
training level; EQ disabled by
default
DP mode; EQ fully
programmable by AEQ(L1)
levels; default AEQ(L1) EQ
setting at 6 dB At 2.7 GHz
TMDS mode; fixed EQ
Setting CAD_TEST_MODE (Reg 17.0) forces the SN75DP130 into a TMDS test mode even if no external CAD signal is present
EQ setting is adjusted based on the output pre-emphasis level setting; the EQ setting is indifferent to the level of VOD.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
9.3.5 Link Training and DPCD
The SN75DP130 monitors the auxiliary interface access to DisplayPort Configuration Data (DPCD) registers
during Link Training in DP mode to select the output voltage swing VOD, output pre-emphasis, and the EQ setting
of the Main Link. The AUX monitor for SN75DP130 supports Link Training in 1Mbps Manchester mode, and is
disabled during TMDS mode (CAD_SNK=VIH).
The AUX channel is further monitored for the DisplayPort D3 standby command.
The DPCD registers monitored by SN75DP130 are listed in Figure 17. Bit fields not listed are reserved and
values written to reserved fields are ignored.
Figure 17. DPCD Registers Used by the SN75DP130 AUX Monitor
7
x
R/W
6
x
RW
5
x
RW
4
x
RW
3
x
RW
2
x
RW
1
x
RW
0
x
RW
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4. DPCD Registers Used by the SN75DP130 AUX Monitor
Address
00100h
00101h
00103h
Field
LINK_BW_SET
LANE_COUNT_SET
TRAINING_LANE0_SET
Type
Description
RW
Bits 7:0 = Link Bandwidth Setting
Write Values:
06h – 1.62 Gbps per lane
0Ah – 2.7 Gbps per lane (default)
14h – 5.4 Gbps per lane
Note: any other value is reserved; the SN75DP130 will revert to 5.4 Gbps
operation when any other value is written
Read Values:
00h – 1.62 Gbps per lane
01h – 2.7 Gbps per lane (default)
02h – 5.4 Gbps per lane
RW
Bits 4:0 = Lane Count
Write Values:
00h – All lanes disabled (default)
01h – One lane enabled
02h – Two lanes enabled
04h – Four lanes enabled
Note: any other value is invalid and disables all Main Link output lanes
Read Values:
00h – All lanes disabled (default)
01h – One lane enabled
03h – Two lanes enabled
0Fh – Four lanes enabled
RW
Write Values:
Bits 1:0 = Output Voltage VOD Level
00 – Voltage swing level 0 (default)
01 – Voltage swing level 1
10 – Voltage swing level 2
11 – Voltage swing level 3
Bits 4:3 = Pre-emphasis Level
00 – Pre-emphasis level 0 (default)
01 – Pre-emphasis level 1
10 – Pre-emphasis level 2
11 – Pre-emphasis level 3
Note: the following combinations are not allowed for bits [1:0]/[4:3]: 01/11, 10/10,
10/11, 11/01, 11/10, 11/11; setting to any of these invalid combinations disables
all Main Link lanes until the register value is changed back to a valid entry
Read Values:
Bits 1:0 = Output Voltage VOD Level
00 – Voltage swing level 0 (default)
01 – Voltage swing level 1
10 – Voltage swing level 2
11 – Voltage swing level 3
Bits 3:2 = Pre-emphasis Level
00 – Pre-emphasis level 0 (default)
01 – Pre-emphasis level 1
10 – Pre-emphasis level 2
11 – Pre-emphasis level 3
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
21
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Table 4. DPCD Registers Used by the SN75DP130 AUX Monitor (continued)
Address
Field
Type
Description
00104h
TRAINING_LANE1_SET
RW
Sets the VOD and pre-emphasis levels for lane 1
00105h
TRAINING_LANE2_SET
RW
Sets the VOD and pre-emphasis levels for lane 2
00106h
TRAINING_LANE3_SET
RW
Sets the VOD and pre-emphasis levels for lane 3
RW
Write Values:
Bits 1:0 = Lane 0 Post Cursor 2
00 – IN0 expects post cursor2 level 0; OUT0
01 – IN0 expects post cursor2 level 1; OUT0
10 – IN0 expects post cursor2 level 2; OUT0
11 – IN0 expects post cursor2 level 3; OUT0
Bits 5:4 = Lane 1 Post Cursor 2
00 – IN1 expects post cursor2 level 0; OUT1
01 – IN1 expects post cursor2 level 1; OUT1
10 – IN1 expects post cursor2 level 2; OUT1
11 – IN1 expects post cursor2 level 3; OUT1
Read Values:
Bits 1:0 = Lane 0 Post Cursor 2
00 – IN0 expects post cursor2 level 0; OUT0
01 – IN0 expects post cursor2 level 1; OUT0
10 – IN0 expects post cursor2 level 2; OUT0
11 – IN0 expects post cursor2 level 3; OUT0
Bits 3:2 = Lane 1 Post Cursor 2
00 – IN1 expects post cursor2 level 0; OUT1
01 – IN1 expects post cursor2 level 1; OUT1
10 – IN1 expects post cursor2 level 2; OUT1
11 – IN1 expects post cursor2 level 3; OUT1
0010F
0110F
00600h
TRAINING_LANE0_1_SET2
TRAINING_LANE2_3_SET2
SET_POWER
transmits
transmits
transmits
transmits
at post cursor
at post cursor
at post cursor
at post cursor
2 level 0
2 level 0
2 level 0
2 level 0
transmits
transmits
transmits
transmits
at post cursor
at post cursor
at post cursor
at post cursor
2 level 0
2 level 0
2 level 0
2 level 0
transmits
transmits
transmits
transmits
at post cursor
at post cursor
at post cursor
at post cursor
2 level 0
2 level 0
2 level 0
2 level 0
transmits
transmits
transmits
transmits
at post cursor
at post cursor
at post cursor
at post cursor
2 level 0
2 level 0
2 level 0
2 level 0
RW
Bit definition identical to that of TRAINING_LANE_0_1_SET2 but for lanes 2
(IN2/OUT2) and lane 3 (IN3/OUT3)
RW
Bits 1:0 = Power Mode
Write Values:
01 – Normal mode (default)
10 – Power down mode; D3 Standby Mode
The Main Link and all analog circuits are shut down and the AUX channel is
monitored during the D3 Standby Mode. The device exits D3 Standby Mode by
access to this register, when CAD_SNK goes high, or if DP_HPD_SNK goes low
for longer than tT(HPD), which indicates that the DP sink was disconnected, or that
the PRIORITY control has selected the HDMI/DVI sink.
Note: setting the register to the invalid combination 0600h[1:0] = 00 or 11 is
ignored by the device and the device remains in normal mode
Read Values:
00 – Normal mode (default)
01 – Power-down mode; D3 Standby Mode
9.3.6 Equalization
The SN75DP130 includes a flexible continuous time linear equalizer (CTLE) to compensate for trace or cable
loss at its input. When the SN75DP130 is in DP mode, the equalization is self-configuring based on link training
commands that are monitored on the AUX channel. The host can configure the desired equalization values, on a
lane-by-lane basis, through I2C control. These I2C equalization values are then automatically implemented based
on the results of link training.
When the SN75DP130 is in TMDS mode, the equalization applied is based on external pin settings and I2C
settings. (See Table 3 for details.)
9.3.7 Configurable Outputs
The SN75DP130 driver on each channel provides flexibility in setting output voltage swing as well as driver deemphasis. Four levels of output voltage swing and four levels of de-emphasis settings are independently
available. Channel equalization coupled with output configurability allows for optimizing the device output eyes
across a wide range of channel environments.
9.3.8 Squelch
The SN75DP130 incorporates selectable output signal squelch for conditions when the device input signal does
not meet preset thresholds. Main link lane 0 incorporates an activity detector which is enabled through I2C
control. The activity detection threshold is selectable, through I2C, from four predefined values ranging from 40
mVpp to 250 mVpp. When squelch is enabled and the activity monitor determines that the lane O input signal
falls below the selected threshold, the device output drivers are disabled.
22
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
9.4 Device Functional Modes
EN or RSTN low
Power up
HPD_SNK low
for >tT(HPD)
EN or RSTN low
Shutdown
Mode
Standby
Mode
D3 Power
Down Mode
EN and RSTN high
HPD_SNK low
for >tT(HPD)
HPD_SNK high;
AUX link
enter D3
training started AUX cmd
(CAD=0)
EN or RSTN low
Active Mode
CAD=0
DP mode
CAD=1
TMDS
mode
invalid DPCD
register entry
Exit D3
AUX cmd
or CAD high
any
e
st a t
DPCD register
corrected
Output
Disable
Mode
Squelch event
Squelch release
Figure 18. SN75DP130 Operating Modes Flow Diagram
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
23
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Device Functional Modes (continued)
Table 5. Description of SN75DP130 Operating Modes
MODE
CHARACTERISTICS
CONDITIONS
Shutdown Mode
Least amount of power consumption (most circuitry turned off); HPD_SRC
reflects HPD_SNK state; all other outputs are high-impedance; if RSTN is high
local I2C IF remains active; if RSTN is low local I2C interface is turned off, all
other inputs are ignored, and AUX DPCD is reset. (EN=low does not reset
DPCD)
EN or RSTN is low;
Power on default mode
Standby Mode
Low power consumption (I2C interface is active; AUX monitor is inactive); Main
Link outputs are disabled;
EN and RSTN are high;
HPD_SNK low longer than tT(HPD)
D3 Power Down
Mode
Low power consumption (I2C interface is active; AUX monitor active in DP mode); EN and RSTN are high;
Main Link outputs are disabled;
AUX cmd requested DP sink to
enter D3 power saving mode
Data transfer (normal operation); The device is either in TMDS mode
(CAD_SNK=high) or DP mode (CAD_SNK=low);
Active Mode
In DP mode, the AUX monitor is actively monitoring for Link Training; the output
signal swing and input equalization setting depend on the Link Training or I2C
settings; the AUX SRC channel is active; the AUX SNK and DDC are active
unless disabled through I2C interface. At power-up all Main Link outputs are
disabled by default. AUX Link Training is necessary to overwrite the DPCD
registers to enable Main Link outputs.
EN and RSTN are high;
HPD_SNK is high;
HPD_SNK can also be low for less
than tZ(HPD) (e.g., sink interrupt
request to source)
In TMDS mode the output signal swing is 600mVpp unless this setting is adjusted
by overwriting according registers through I2C interface. Transactions on the AUX
lines will be ignored.
Compliance Test
Mode
Through I2C registers the device can be forced into ignoring HPD_SNK and
CAD_SNK, HPD_SRC and CAD_SRC are programmable; output swing, preemphasis and EQ setting are programmable; automatic power down features can
be disabled
EN and RSTN is high; I2C selects
HPD and/or CAD test mode
Output Disable
Mode
DPCD write commands on the AUX bus detected by the SN75DP130 will also
write to the local DPCD register. The DPCD register should always be written
with a valid entry. If register 101h or 103h is written with a forbidden value, the
SN75DP130 disables the Main Link output signals, forcing the DP sink to issue
an interrupt. The DP source can now retrain the link using valued DPCD register
values. As soon as all DPCD registers contain a valid entry, the SN75DP130
switches back into the appropriate mode of operation.
EN and RSTN are high;
DPCD register 101h or 103h entry is
invalid
Table 6. Description of Operating Mode Transitions
MODE TRANSITION
USE CASE
TRANSITION SPECIFICS
Shutdown → Standby
Activate SN75DP130
EN and RSTN both transitioned high
Standby → Active
Turn on Main Link (DP sink plugged in)
HPD_SNK input asserts high
Active → D3 Power Down
DP source requests temporary power down for
power savings
Receive D3 entry command on AUX
Active → Output Disable
Squelch event; inactive video stream
Main Link monitor detects the inactive video stream
D3 Power Down → Active
Exit temporary power down
Receive D3 exit command on AUX, or CAD_SNK
input is asserted (high)
D3 Power Down → Standby
Exit temporary power down (DP sink unplugged)
HPD_SNK de-asserted to low for longer than tT(HPD)
Active → Standby
Turn off Main Link (DP sink unplugged)
HPD_SNK de-asserted to low for longer than tT(HPD)
Any → Shutdown
Turn off SN75DP130
EN or RSTN transitions low
Any → Output Disable
DPCD register access error condition
Invalid DPCD register access
Output Disable → Active
Squelch released; video stream reactivated
Main Link monitor detects active video stream
Output Disable → Any
DPCD register error condition is corrected
Appropriate operating mode is re-entered
24
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
9.5 Programming
9.5.1 I2C Interface Overview
The SN75DP130 I2C interface is enabled when EN and RSTN are input high. The SCL_CTL and SDA_CTL
terminals are used for I2C clock and I2C data respectively. The SN75DP130 I2C interface conforms to the twowire serial interface defined by the I2C Bus Specification, Version 2.1 (January 2000), and supports the standard
mode transfer up to 100 kbps.
The device address byte is the first byte received following the START condition from the master device. The 7
bit device address for SN75DP130 is factory preset to 01011xx with the two least significant bits being
determined by the ADDR_EQ 3-level control input. Figure 19 clarifies the SN75DP130 target address.
Figure 19. SN75DP130 I2C Target Address Description
7 (MSB)
0
6
1
Note: ADDR_EQ = LOW:
ADDR_EQ = VCC/2:
ADDR_EQ = HIGH:
5
0
4
1
3
1
2
ADDR1
1
ADDR0
0 (W/R)
0/1
ADDR[1:0] = 00: W/R=58/59
ADDR[1:0] = 01: W/R=5A/5B;
ADDR[1:0] = 10: W/R=5C/5D
The following procedure is followed to write to the SN75DP130 I2C registers:
1.
The master initiates a write operation by generating a start condition (S), followed by the SN75DP130 7-bit address and a zero-value
"W/R" bit to indicate a write cycle
2.
The SN75DP130 acknowledges the address cycle
3.
The master presents the sub-address (I2C register within SN75DP130) to be written, consisting of one byte of data, MSB-first
4.
The SN75DP130 acknowledges the sub-address cycle
5.
The master presents the first byte of data to be written to the I2C register
6.
The SN75DP130 acknowledges the byte transfer
7.
The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from
the SN75DP130
8.
The master terminates the write operation by generating a stop condition (P)
The following procedure is followed to read the SN75DP130 I2C registers:
1.
The master initiates a read operation by generating a start condition (S), followed by the SN75DP130 7-bit address and a one-value
"W/R" bit to indicate a read cycle
2.
The SN75DP130 acknowledges the address cycle
3.
The SN75DP130 transmit the contents of the memory registers MSB-first starting at register 00h.
4.
The SN75DP130 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the
I2C master acknowledges reception of each data byte transfer
5.
If an ACK is received, the SN75DP130 transmits the next byte of data
6.
The master terminates the read operation by generating a stop condition (P)
No sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the
registers until the I2C master terminates the read operation.
Refer to SN75DP130 Local I2C Control and Status Registers for SN75DP130 local I2C register descriptions.
Reads from reserved fields not described return zeros, and writes are ignored.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
25
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
9.6 Register Maps
9.6.1 SN75DP130 Local I2C Control and Status Registers
Figure 20. Local I2C Control and Status Registers
7
x
R/W
6
x
RW
5
x
RW
4
x
RW
3
x
RW
2
x
RW
1
x
RW
0
x
RW
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7. Offset = 01h
Bit
Field
Type
Description
1
AUTO_POWERDOWN_DISABLE
RW
0 – The SN75DP130 automatically enters Standby mode based on
HPD_SNK (default)
1 – The SN75DP130 will not automatically enter Standby mode
0
FORCE_SHUTDOWN_MODE
RW
0 – SN75DP130 is forced to Shutdown mode
1 – Shutdown mode is determined by EN input, normal operation
(default)
space
Table 8. Offset = 02h
Bit
Field
Type
Description
7:0
TI_TEST
RW
This field defaults to zero value, and should not be modified.
space
Table 9. Offset = 03h
Bit
5:4
3
Field
Type
Description
SQUELCH_SENSITIVITY
RW
Main Link squelch sensitivity is selected by this field, and determines
the transitions to and from the Output Disable mode.
00 – Main Link IN0p/n squelch detection threshold set to 40mVpp
01 – Main Link IN0p/n squelch detection threshold set to 80mVpp
(default)
10 – Main Link IN0p/n squelch detection threshold set to 160mVpp
11 – Main Link IN0p/n squelch detection threshold set to 250mVpp
SQUELCH_ENABLE
RW
0 – Main Link IN0p/n squelch detection enabled (default)
1 – Main Link IN0p/n squelch detection disabled
space
Table 10. Offset = 04h
Bit
Field
Type
Description
3
TI_TEST
RW
This field defaults to zero value, and should not be modified.
2
LINK_TRAINING_ENABLE
RW
0 – Link Training is disabled. VOD and Pre-emphasis are configured
through the I2C register interface; the EQ is fixed when this bit is zero.
1 – Link Training is enabled (default)
RW
See Table 6 for details on the programming of this field.
00 – AUX_SNK is switched to AUX_SRC for DDC source side based
on CAD_SNK (default)
01 – AUX_SNK is switched to AUX_SRC based on the CAD_SNK
input, and used to short-circuit AC coupling capacitors in the TMDS
operating mode.
10 – AUX_SNK is switched to AUX_SRC side based on the HPD_SNK
inptu, while the DDC source interface remains disabled.
11 – Undefined operation
1:0
26
AUX_DDC_MUX_CFG
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
space
Table 11. Offset = 05h
Bit
7
6:4
2:0
Field
Type
Description
EQ_I2C_ENABLE
RW
0 – EQ settings controlled by device inputs only (default)
1 – EQ settings controlled by I2C register settings
RW
This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 0 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 1 pre-emphasis. This field also selects
the fixed EQ setting for the following non-AEQ modes:
MM ● I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and
Link Training is disabled
MM ● I2C_EQ_ENABLE is set and the TMDS sink is selected.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
AEQ_L0_LANE0_SET
AEQ_L1_LANE0_SET
space
Table 12. Offset = 06h
Bit
6:4
2:0
Field
AEQ_L2_LANE0_SET
AEQ_L3_LANE0_SET
Type
Description
RW
This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 2 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 0 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 3 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2
)010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2
)100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
27
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
space
Table 13. Offset = 07h
Bit
6:4
2:0
Field
AEQ_L0_LANE1_SET
AEQ_L1_LANE1_SET
Type
Description
RW
This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 0 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 1 pre-emphasis. This field also selects
the fixed EQ setting for the following non-AEQ modes:
MM ● I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and
Link Training is disabled
MM ● I2C_EQ_ENABLE is set and the TMDS sink is selected.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
space
Table 14. Offset = 08h
Bit
6:4
2:0
28
Field
AEQ_L2_LANE1_SET
AEQ_L3_LANE1_SET
Type
Description
RW
This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 2 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 1 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 3 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
space
Table 15. Offset = 09h
Bit
6:4
2:0
Field
AEQ_L0_LANE2_SET
AEQ_L1_LANE2_SET
Type
Description
RW
This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 0 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 1 pre-emphasis. This field also selects
the fixed EQ setting for the following non-AEQ modes:
MM ● I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and
Link Training is disabled
MM ● I2C_EQ_ENABLE is set and the TMDS sink is selected.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
space
Table 16. Offset = 0Ah
Bit
6:4
2:0
Field
AEQ_L2_LANE2_SET
AEQ_L3_LANE2_SET
Type
Description
RW
This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 2 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 2 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 3 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
29
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
space
Table 17. Offset = 0Bh
Bit
6:4
2:0
Field
AEQ_L0_LANE3_SET
AEQ_L1_LANE3_SET
Type
Description
RW
This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 0 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 1 pre-emphasis. This field also selects
the fixed EQ setting for the following non-AEQ mode:
MM ● I2C_EQ_ENABLE is set, the DisplayPort sink is selected, and
Link Training is disabled
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
space
Table 18. Offset = 0Ch
Bit
6:4
2:0
30
Field
AEQ_L2_LANE3_SET
AEQ_L3_LANE3_SET
Type
Description
RW
This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 2 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
RW
This field selects the EQ setting for Lane 3 when I2C_EQ_ENABLE is
set, the DisplayPort sink is selected, Link Training is enabled, and the
Link Training results in Level 3 pre-emphasis.
000 – 0 dB EQ gain (default)
001 – 1.5 dB (HBR); 3.5 dB (HBR2)
010 – 3 dB (HBR); 6 dB (HBR2)
011 – 4 dB (HBR); 8 dB (HBR2)
100 – 5 dB (HBR); 10 dB (HBR2)
101 – 6 dB (HBR); 13 dB (HBR2)
110 – 7 dB (HBR); 15 dB (HBR2)
111 – 9 dB (HBR); 18 dB (HBR2)
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
space
Table 19. Offset = 15h
Bit
4:3
2
1:0
Field
Type
Description
BOOST
RW
Controls the output pre-emphasis amplitude when the DisplayPort sink
is selected; allows to reduce or increase all pre-emphasis settings by
~10%. Setting this field will impact VOD when pre-emphasis is disabled.
This setting also impacts the output in TMDS mode for the DisplayPort
sink connection when the DisplayPort sink CAD_SNK input is high.
00 – Pre-emphasis reduced by ~10%; VOD reduced by 10% if preemphasis is disabled.
01 – Pre-emphasis nominal (default)
10 – Pre-emphasis increased by ~10%; VOD increased by 10% if preemphasis is disabled.
11 – Reserved
DP_TMDS_VOD
RW
Sets the target output swing in TMDS mode when the DisplayPort sink
is selected, where CAD_SNK input is high.
0 – Low TMDS output swing (default)
1 – High TMDS output swing
RW
Controls the output pre-emphasis in TMDS mode when the DisplayPort
sink is selected, where CAD_SNK input is high.
00 – No TMDS pre-emphasis(default)
01 – Low TMDS pre-emphasis
10 – High TMDS pre-emphasis
11 – Reserved
DP_TMDS_VPRE
space
Table 20. Offset = 17h
Bit
Field
Type
Description
3
HPD_TEST_MODE
RW
0 – Normal HPD mode. HPD_SRC reflects the status of HPD_SNK
(default)
1 – Test mode. HPD_SNK is pulled high internally, and the HPD_SRC
output is driven high and the Main Link is activated, depending on the
squelch setting. This mode allows execution of 17h certain tests on
SN75DP130 without a connected display sink.
1
CAD_OUTPUT_INVERT
RW
0 – CAD_SRC output high means TMDS cable adapter detected
(default)
1 – CAD_SRC output low means TMDS cable adapter detected
RW
0 – Normal CAD mode. CAD_SRC reflects the status of CAD_SNK,
based on the value of CAD_OUTPUT_INVERT (default)
1 – Test mode. CAD_SRC indicates TMDS mode, depending on the
value of CAD_OUTPUT_INVERT; CAD_SNK input is ignored. This
mode allows execution of certain tests on SN75DP130 without a
connected TMDS display sink.
0
CAD_TEST_MODE
space
Table 21. Offset = 18h – 1Ah
Bit
Field
Type
Description
7:0
TI_TEST
RW
These registers shall not be modified.
space
Table 22. Offset = 1Bh
Bit
Field
Type
Description
7
I2C_SOFT_RESET
WO
Writing a one to this register resets all I2C registers to default values.
Writing a zero to this register has no effect. Reads from this register
return zero.
6
DPCD_RESET
WO
Writing a one to this register resets the DPCD register bits
(corresponding to DPCD addresses 103h – 106h, the
AEQ_Lx_LANEy_SET bits). Writing a zero to this register has no
effect. Reads from this register return zero.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
31
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
space
Table 23. Offset = 1Ch
Bit
Field
Type
Description
3:0
DPCD_ADDR_HIGH
RW
This value maps to bits 19:16 of the 20-bit DPCD register address
accessed through the DPCD_DATA register.
space
Table 24. Offset = 1DH
Bit
Field
Type
Description
7:0
DPCD_ADDR_MID
RW
This value maps to bits 15:8 of the 20-bit DPCD register address
accessed through the DPCD_DATA register.
space
Table 25. Offset = 1Eh
Bit
Field
Type
Description
7:0
DPCD_ADDR_LOW
RW
This value maps to bits 7:0 of the 20-bit DPCD register address
accessed through the DPCD_DATA register.
space
Table 26. Offset = 1Fh
Bit
Field
Type
Description
7:0
DPCD_DATA
RW
This register contains the data to write into or read from the DPCD
register addressed by DPCD_ADDR_HIGH, DPCD_ADDR_MID, and
DPCD_ADDR_LOW.
space
Table 27. Offset = 20h
Bit
Field
Type
Description
7:1
DEV_ID_REV.
RO
This field identifies the device and revision.
0000000 – SN75DP130 Revision 0
BIT_INVERT
R/W
The value read from this field is the inverse of that written.
Default read value is zero.
0
space
Table 28. Offset = 21h
Bit
Field
Type
Description
7:0
TI_TEST
R/W
These registers shall not be modified.
space
Table 29. Offset = 22h – 27h
32
Bit
Field
Type
Description
7:0
TI_TEST_RESERVED
RO
These read only registers are reserved for test; writes are ignored.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The SN75DP130 offers separate AUX and DDC source interfaces that connect to a single AUX sink channel.
This minimizes component count when implemented with a graphics processor (GPU) comprising separate DDC
and AUX interfaces. For GPUs with combined DDC/AUX, the device can operate as a FET switch to short circuit
the AUX channel AC coupling caps while connected to a TMDS sink device.
The configuration shown in Figure 21 supports a GPU with separate DDC and AUX interfaces, and overcomes
the need for an external AUX to DDC switch. This circuit provides back current protection into the GPU AUX,
HPD, and CAD inputs.
DP++ MultiMode Source Side Re-driver; GPU w/ Separate DDC & AUX Outputs;
AUX & DDC Internal Mux Utilized; AUX Channel Monitored for Link Training
SN75DP130
4 diff
IN[3:0]
MAIN[3:0]
HPD
3.3V
RDDC
HPD_SRC
4 diff
OUT[3:0]
DP Connector
GPU
HPD_SNK
CAD_SNK
RDDC
DDC
DDC
AUX
AUXSRCAUXSRC+
AUXSNKAUXSNK+
1M
3.3V
RI2C
I2C
RI2C
100kW
100kW
SCL_CTL
SDA_CTL
3.3V
The use of RDDC is optional. The SN75DP130
integrates 60kWpullups and a cable adapter
should include 2kWpullup for each line. If it is
uncertain if the cable adapter includes 2kW
pullup resistance, use 10kWfor RDDC.
Optional I2C interface may be used to
fully configure output signal
conditioning and EQ settings. 10kW
resistors are recommended for RI2C.
100kWresistors shall be placed on the AUXSNK side to
ensure proper device internal channel biasing, and to
ensure the sink device identifies the source during power
down conditions.
Figure 21. DP++ Dual-Mode in a Split AUX/DDC Configuration
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
33
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Application Information (continued)
The configuration shown in Figure 22 is preferred to avoid very long AUX signal stub lines. Furthermore, this
configuration provides isolation between the DP connector and the GPU.
DP Only Source Side Re-driver; Buffered AUX Channel (no stub lines);
AUX Channel Monitored for Link Training
4 diff
MAIN[3:0]
SN75DP130
IN[3:0]
HPD
4 diff
OUT[3:0]
HPD_SRC
DP Connector
GPU
HPD_SNK
3.3V
RI2C
AUXSNKAUXSNK+
RI2C
SCLSDA+
SCL_CTL
SDA_CTL
100n
AUXAUX+
AUXSRCAUXSRC+
100kW
100n
Optional I2C interface may be used to fully
configure output signal conditioning and
EQ settings. 10kW resistors are
recommended for RI2C.
100kW
3.3V
100kWresistors shall be placed on the AUXSNK side to
ensure proper device internal channel biasing, and to
ensure the sink device identifies the source during power
down conditions.
CAD_SNK = VIL
Figure 22. DP Only Configuration with AUX Pass Through
The configuration shown in Figure 23 enables the SN75DP130 in DP++ Dual-Mode with the AUX input only
monitoring the AUX channel. Use this setting when AUX stub lines can be kept short and minimum AUX
attenuation is desired. For DP v1.1a, the stub length shall not exceed 4cm each, and for DP v1.2 with FAUX
support each stub line shall be shorter than 1cm.
DP++ MultiMode Source Side Re-driver; GPU w/ Unified DDC & AUX Outputs;
AUX Channel Monitored for Link Training
SN75DP130
4 diff
MAIN[3:0]
IN[3:0]
HPD
4 diff
OUT[3:0]
HPD_SRC
HPD_SNK
CAD
CAD_SRC
CAD_SNK
SCLSDA+
SCL_CTL
SDA_CTL
DDC
AUX
AUXSNKAUXSNK+
CAD
CAD
1M
DP connector
GPU
3.3V
100kW
CAD
Optional I2C interface may be used to
fully configure output signal
conditioning and EQ settings. 10kW
resistors are recommended for RI2C.
100kW
Minimize Stub Line Length
Figure 23. DP++ Dual-Mode Configuration with AUX Monitor
34
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
Application Information (continued)
The alternate configuration shown in Figure 24 allows a reduced BOM by eliminating the need for external FET
switches while routing AUX and DDC externally, which eliminates any insertion loss cases of AUX is brought
through the SN75DP130. For DP v1.2 with FAUX support each stub line shall be shorter than 1cm.
DP++ MultiMode Source Side Re-driver; AUX Channel AC Capacitors Short
Circuited in TMDS Mode by Internal FET; AUX Channel Monitored for Link Training
SN75DP130
4 diff
MAIN[3:0]
HPD
IN[3:0]
HPD_SRC
CAD
CAD
CAD_SRC
3.3V
4 diff
OUT[3:0]
HPD_SNK
CAD
CAD_SNK
I2C required to select this
configuration
RI2C
DDC
AUXSNKAUXSNK+
1M
SCL_CTL
SDA_CTL
AUXSRCAUXSRC+
RI2C
SCL
SDA
DP connector
GPU
3.3V
100kW
AUX
I2C interface may be used to fully
configure output signal conditioning
and EQ settings. 10kW resistors are
recommended for RI2C.
Option 1: CAD_OUT drives GPU;
protects back current to GPU.
Option 2: connect CAD signal
from board connector to the GPU.
100kW
Minimize Stub Line Length
Figure 24. Alternate Low-BOM DP++ Dual-Mode Configuration
The previous application examples were specifically concerned with source side implementations of the
SN75DP130. Even though source applications (notebook, docking station, and so forth) are the primary target
application for the DP130A, the DP130A can also be used in a sink application, such as a DisplayPort monitor.
The reader is referred to SLLA349 (Implementation Guide: DP130 in a Sink) for a detailed discussions of the
implementation guidelines for sink applications.
10.2 Typical Application
The configuration shown in Figure 25 supports a GPU with unified AUX/DDC interfaces. This circuit provides
back current protection into the GPU AUX, HPD, and CAD inputs.
Figure 25. Typical Application Schematic
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
35
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Typical Application (continued)
10.2.1 Design Requirements
For this design example, use the parameters listed in Table 30 as the input parameters.
Table 30. Design Parameters
DESIGN PARAMETERS
VALUE
VCC power supply
3.3 V
VDD power supply
1.1 V
DP single-ended impedance
50 Ω
10.2.2 Detailed Design Procedure
10.2.2.1 Logic I2C Interface
The internal registers of the SN75DP130 are accessed through the SCL_CTL pin and 3 SDA_CTL pin. The 7-bit
I2C slave address of the DP130 is determined by the ADDR_EQ pin 4.
Table 31. I2C Slave Address Selection
ADDR_EQ
7-BIT I2C SLAVE ADDRESS
READ SLAVE ADDRESS
WRITE SLAVE ADDRESS
Low (VIL)
7’b0101100
'h59
'h58
VCC/2 (VIM)
7’b0101101
'h5B
'h5A
High (VIH)
7’b0101110
'h5D
'h5C
10.2.2.2 CAD Sink Over Ride
For testing and debug purposes, leave a place holder on the CAD_SNK input in order to have the option to
independently set the DP130 in DP or TMDS mode. A 2k pull-up on this place holder will set the DP130 in TMDS
mode independent of the Sink.
10.2.2.3 HPD Sink Over Ride
For testing and debug purposes, leave a place holder on the HPD_SNK input in order to have the option to force
the presence of the sink. A 2k pull-up on this place holder will provide an indication of the sink presence.
10.2.3 Application Curves
Figure 26. Input Into DP130
36
Figure 27. Eye Diagram (EQ = 3.5 dB)
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
Figure 28. Eye Diagram (EQ = 6 dB)
Figure 29. Eye Diagram (EQ = 8 dB)
Figure 30. Eye Diagram (EQ = 10 dB)
Figure 31. Eye Diagram (EQ = 13 dB)
Figure 32. Eye Diagram (EQ = 15 dB)
Figure 33. Eye Diagram (EQ = 18 dB)
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
37
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
11 Power Supply Recommendations
11.1 SN75DP130 Power Sequencing
The following power-up and power-down sequences describe how the RSTN signal is applied to the
SN75DP130. See Power Dissipation.
11.1.1 Power-Up Sequence:
1.
Apply Vcc with less than a 10-ms ramp time for the SN75DP130 and for the SN75DP130, apply Vddd then Vcc (both having less than 10ms ramp time) devices. Vddd must be asserted first and stable for greater than 10 µs before Vcc is applied.
2.
RSTN must remain asserted until Vcc/Vddd voltage has reached minimum recommended operation for more than 100 µs.
3.
De-assert RSTN (Note: This RSTN is a 1.05-V interface and is internally connected to Vddd_dreg through a 150-kΩ resistor).
4.
Device will be available for operation approximately 400 ms after a valid reset.
11.1.2 Power-Down Sequence:
1.
Assert RSTN to the device.
2.
Remove Vcc and Vddd.
Vcc
Vcc for SS and DS
Vddd for DS
Vcc
Vddd
Vddd
(DP130DS only)
(DP130DS only)
T > 10 µs
RSTN
Time
T > 100 µs
T > 400 ms
Device
Available
Figure 34. Power-Up and Power-Down Sequence
38
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
SN75DP130 Power Sequencing (continued)
Vcc
3.3V
Vcc_min
3.0V
Ramp time < 10 ms
Time
10 ms
Vddd
1.05V
Vddd_min
0.97V
Ramp time < 10 ms
10 ms
Time
Figure 35. VCC/VDDD Ramp Recommendation
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
39
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
SN75DP130 Power Sequencing (continued)
Vcc
3.3V
Vcc_min
3.0V
Time
RSTN
1.05V
0.75V
VIH_min
0.3V
VIL_max
Time
Figure 36. RSTN Voltage Thresholds
40
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
12 Layout
12.1 Layout Guidelines
•
•
•
•
Decoupling with small current loops is recommended.
TI recommends placing the decoupling capacitor as close as possible to the device and on the same side of
the PCB.
Choose the capacitor such that the resonant frequency of the capacitor does not align closely with 5.4 GHz.
Also provide several GND vias to the thermal pad to minimize the area of current loops.
12.1.1 Layer Stack
Layer 1: High-speed, differential
signal traces
Layer 1: High-speed, differential
signal traces
5 to 10 mils
Layer 2: Ground
Layer 2: Ground plane
Layer 3: VCC1
20 to 40 mils
Layer 4: VCC2
Layer 3: Power plane
Layer 5: Ground
5 to 10 mils
Layer 4: Low-frequency,
single-ended traces
Layer 6: Low-frequency,
single-ended traces
Figure 37. Recommended 4- or 6-Layer (0.062") Stack for a Receiver PCB Design
Routing the high-speed differential signal traces on the top layer avoids the use of vias (and the introduction of
their inductances) and allows for clean interconnects from the DisplayPort connectors to the repeater inputs and
from the repeater output to the subsequent receiver circuit.
Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for
transmission line interconnects and provides an excellent low-inductance path for the return current flow.
Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance.
Routing the fast-edged control signals on the bottom layer by prevents them from cross-talking into the highspeed signal traces and minimizes EMI.
If the receiver requires a supply voltage different from the one of the repeater, add a second power/ground plane
system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from
warping. Also, the power and ground plane of each power system can be placed closer together, thus increasing
the high-frequency bypass capacitance significantly. Finally, a second power/ground system provides added
isolation between the signal layers.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
41
SN75DP130
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
www.ti.com
Layout Guidelines (continued)
12.1.2 Differential Traces
Guidelines for routing PCB traces are necessary when trying to maintain signal integrity and lower EMI. Although
there seems to be an endless number of precautions to be taken, this section provides only a few main
recommendations as layout guidance.
1. Reduce intra-pair skew in a differential trace by introducing small meandering corrections at the point of
mismatch.
2. Reduce inter-pair skew, caused by component placement and IC pinouts, by making larger meandering
correction along the signal path. Use chamfered corners with a length-to-trace width ratio of between 3 and
5. The distance between bends should be 8 to 10 times the trace width.
3. Use 45-degree bends (chamfered corners), instead of right-angle (90°) bends. Right-angle bends increase
the effective trace width, which changes the differential trace impedance creating large discontinuities. A 45degree bend is seen as a smaller discontinuity.
4. When routing around an object, route both trace of a pair in parallel. Splitting the traces changes the line-toline spacing, thus causing the differential impedance to change and discontinuities to occur.
5. Place passive components within the signal path, such as source-matching resistors or ac-coupling
capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b), the resulting
discontinuity, however, is limited to a far narrower area.
6. When routing traces next to a via or between an array of vias, make sure that the via clearance section does
not interrupt the path of the return current on the ground plane below.
7. Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better
impedance matching. Otherwise they will cause the differential impedance to drop below 75 Ω and fail the
board during TDR testing.
8. Use the smallest size possible for signal trace vias and DisplayPort connector pads as they have less impact
on the 100-Ω differential impedance. Large vias and pads can cause the impedance to drop below 85 Ω.
9. Use solid power and ground planes for 100-Ω impedance control and minimum power noise.
10. For 100-Ω differential impedance, use the smallest trace spacing possible, which is usually specified by the
PCB vendor.
11. Keep the trace length between the DisplayPort connector and the DisplayPort device as short as possible to
minimize attenuation.
12. Use good DisplayPort connectors whose impedances meet the specifications.
13. Place bulk capacitors (for example, 10 μF) close to power sources, such as voltage regulators or where the
power is supplied to the PCB.
14. Place smaller 0.1-μF or 0.01-μF capacitors at the device.
12.2 Layout Example
Figure 38. Layout Example
42
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
SN75DP130
www.ti.com
SLLSE57E – APRIL 2011 – REVISED MARCH 2015
13 Device and Documentation Support
13.1 Trademarks
DisplayPort is a trademark of VESA Standards Association.
All other trademarks are the property of their respective owners.
13.2 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.3 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: SN75DP130
43
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
SN75DP130DSRGZR
ACTIVE
VQFN
RGZ
48
2500
RoHS & Green
NIPDAU
Level-3-260C-168 HR
0 to 85
DP130DS
SN75DP130DSRGZT
ACTIVE
VQFN
RGZ
48
250
RoHS & Green
NIPDAU
Level-3-260C-168 HR
0 to 85
DP130DS
SN75DP130SSRGZR
ACTIVE
VQFN
RGZ
48
2500
RoHS & Green
NIPDAU
Level-3-260C-168 HR
0 to 85
DP130SS
SN75DP130SSRGZT
ACTIVE
VQFN
RGZ
48
250
RoHS & Green
NIPDAU
Level-3-260C-168 HR
0 to 85
DP130SS
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
