Product
Folder
Order
Now
Tools &
Software
Technical
Documents
Support &
Community
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
DRV84x2 Dual Full-Bridge PWM Motor Driver
1 Features
•
1
•
•
•
•
•
•
•
•
•
High-Efficiency Power Stage (up to 97%) With
Low RDS(on) MOSFETs (110 mΩ at TJ = 25°C)
Operating Supply Voltage up to 52 V
DRV8412 (Power Pad Down): up to 2 × 3-A
Continuous Output Current (2 × 6-A Peak) in Dual
Full-Bridge Mode or 6-A Continuous Current in
Parallel Mode (12-A Peak)
DRV8432 (Power Pad Up): up to 2 × 7-A
Continuous Output Current (2 × 12-A Peak) in
Dual Full-Bridge Mode or 14-A Continuous
Current in Parallel Mode (24-A Peak)
PWM Operating Frequency up to 500 kHz
Integrated Self-Protection Circuits Including
Undervoltage, Overtemperature, Overload, and
Short Circuit
Programmable Cycle-by-Cycle Current Limit
Protection
Independent Supply and Ground Pins for Each
Half Bridge
Intelligent Gate Drive and Cross Conduction
Prevention
No External Snubber or Schottky Diode is
Required
The DRV841x2 requires two power supplies, one at
12 V for GVDD and VDD, and another up to 50 V for
PVDD. The DRV841x2 can operate at up to 500-kHz
switching frequency while still maintaining precise
control and high efficiency. The devices also have an
innovative protection system safeguarding the device
against a wide range of fault conditions that could
damage the system. These safeguards are shortcircuit protection, overcurrent protection, undervoltage
protection, and two-stage thermal protection. The
DRV841x2 has a current-limiting circuit that prevents
device shutdown during load transients such as motor
start-up. A programmable overcurrent detector allows
adjustable current limit and protection level to meet
different motor requirements.
The DRV841x2 has unique independent supply and
ground pins for each half-bridge. These pins make it
possible to provide current measurement through
external shunt resistor and support multiple motors
with different power supply voltage requirements.
Device Information(1)
PART NUMBER
•
•
•
•
•
Brushed DC and Stepper Motors
Three-Phase Permanent Magnet Synchronous
Motors
Robotic and Haptic Control System
Actuators and Pumps
Precision Instruments
TEC Drivers
LED Lighting Drivers
14.00 mm x 6.10 mm
DRV8432
HSSOP (36)
15.90 mm x 11.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Application Diagram
GVDD
GVDD_B
OTW
FAULT
Controller
OUT_A
PWM_B
GND_B
OUT_B
AGND
BST_B
BST_C
PVDD_C
M2
OUT_C
M1
GND_C
PWM_C
GND_D
PWM_D
VDD
GVDD_C
M
PVDD_B
VREG
RESET_CD
GVDD
PVDD_A
GND_A
OC_ADJ
PVDD
BST_A
RESET_AB
M3
The DRV841x2 are high-performance, integrated dual
full-bridge motor driver with an advanced protection
system.
GVDD_A
PWM_A
GND
3 Description
Because of the low RDS(on) of the H-Bridge MOSFETs
and intelligent gate drive design, the efficiency of
these motor drivers can be up to 97%. This high
efficiency enables the use of smaller power supplies
and heatsinks, and the devices are good candidates
for energy-efficient applications.
BODY SIZE (NOM)
HTSSOP (44)
2 Applications
•
•
PACKAGE
DRV8412
M
OUT_D
PVDD_D
PVDD
BST_D
GVDD_D
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
6
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6
6
6
7
7
7
8
9
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Package Heat Dissipation Ratings............................
Package Power Deratings (DRV8412) .....................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 10
7.1
7.2
7.3
7.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
10
11
12
15
8
Application and Implementation ........................ 17
8.1 Application Information............................................ 17
8.2 Typical Applications ................................................ 17
9
Power Supply Recommendations...................... 24
9.1
9.2
9.3
9.4
Bulk Capacitance ....................................................
Power Supplies .......................................................
System Power-Up and Power-Down Sequence .....
System Design Recommendations .........................
24
24
25
25
10 Layout................................................................... 27
10.1 Layout Guidelines ................................................. 27
10.2 Layout Example .................................................... 27
10.3 Thermal Considerations ........................................ 30
11 Device and Documentation Support ................. 32
11.1
11.2
11.3
11.4
Related Links ........................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
32
32
32
32
12 Mechanical, Packaging, and Orderable
Information ........................................................... 32
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (January 2014) to Revision G
•
Page
Added ESD Ratingstable, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
Changes from Revision E (October 2013) to Revision F
Page
•
Changed GND_A, GND_B, GND_C, and GND_D pins description to remove text "requires close decoupling
capacitor to ground"................................................................................................................................................................ 4
•
Changed the tON_MIN description to include "for charging the Bootstrap capacitor"................................................................ 6
•
Added text to the Overcurrent (OC) Protection section - "It is important to note..." ............................................................ 13
Changes from Revision D (July 2011) to Revision E
Page
•
Added last sentence in description of Thermal Pad in Pin Functions table. .......................................................................... 5
•
Added THERMAL INFORMATION table ................................................................................................................................ 7
•
Added a new paragraph in DIFFERENT OPERATIONAL MODES section: In operation modes.....DC logic level. ........... 15
Changes from Revision C (May 2010) to Revision D
Page
•
Changed from 80 mΩ to 110 mΩ in first Feature ................................................................................................................... 1
•
Changed from 50 V to 52 V in second Feature...................................................................................................................... 1
•
Deleted (70 V Absolute Maximum) from second Feature ...................................................................................................... 1
•
Added LED Lighting Drivers to Applications........................................................................................................................... 1
•
Added Includes metallization bond wire and pin resistance to RDS(on) test conditions ........................................................... 8
•
Changed RDS(on) typ from 80 mΩ to 110 mΩ .......................................................................................................................... 8
2
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
•
Added text to 5th paragraph of Overcurrent (OC) Protection section .................................................................................. 13
•
Deleted Output Inductor Selection section and moved information into Overcurrent (OC) Protection section.................... 13
•
Changed Figure 8................................................................................................................................................................. 17
•
Changed Figure 16 .............................................................................................................................................................. 21
•
Deleted Application Diagram Example for Three Phase PMSM PVDD Sense Operation and Application Diagram
Example for Three Phase PMSM GND Sense Operation figures........................................................................................ 22
•
Added Figure 18 .................................................................................................................................................................. 23
•
Changed Figure 20 .............................................................................................................................................................. 28
Changes from Revision B (Jan 2010) to Revision C
Page
•
Deleted all DRV8422 related descriptions from this data sheet............................................................................................. 1
•
Changed DRV8432 pinout...................................................................................................................................................... 4
•
Added Thermal Pad and Heat slug rows to end of Pin Functions table. Also added T=thermal in note ............................... 5
•
Added second paragraph to Bootstrap Capacitor....section................................................................................................. 12
•
Deleted or GVDD undervoltage from DEVICE RESET section second paragraph ............................................................. 14
Changes from Revision A (December 2009) to Revision B
•
Page
Added TA = 125°C power rating of 1.0 W to package power deratings table ........................................................................ 7
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
3
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
5 Pin Configuration and Functions
DRV8412
DDW Package
(Top View)
DRV8432
DKD Package
(Top View)
GVDD_C
1
44
VDD
NC
NC
PWM_D
RESET_CD
PWM_C
2
43
3
42
4
41
5
40
6
39
7
38
M1
M2
M3
VREG
AGND
GND
OC_ADJ
PWM_B
RESET_AB
PWM_A
8
37
9
36
10
35
FAULT
NC
NC
OTW
GVDD_B
11
34
12
33
13
32
14
31
15
30
16
29
17
28
18
27
19
26
20
25
21
24
22
23
GVDD_D
BST_D
NC
PVDD_D
PVDD_D
OUT_D
GND_D
GND_C
OUT_C
PVDD_C
BST_C
BST_B
PVDD_B
OUT_B
GND_B
GND_A
OUT_A
PVDD_A
PVDD_A
NC
BST_A
GVDD_A
GVDD_B
1
36
OTW
FAULT
PWM_A
2
35
3
34
4
33
RESET_AB
PWM_B
OC_ADJ
5
32
GND
AGND
VREG
M3
6
31
7
30
8
29
9
28
10
27
11
26
M2
M1
PWM_C
12
25
13
24
14
23
RESET_CD
PWM_D
15
22
16
21
VDD
GVDD_C
17
20
18
19
GVDD_A
BST_A
PVDD_A
OUT_A
GND_A
GND_B
OUT_B
PVDD_B
BST_B
BST_C
PVDD_C
OUT_C
GND_C
GND_D
OUT_D
PVDD_D
BST_D
GVDD_D
Pin Functions
PIN
NAME
DRV8412
I/O TYPE
DRV8432
(1)
DESCRIPTION
AGND
12
9
P
Analog ground
BST_A
24
35
P
High side bootstrap supply (BST), external capacitor to OUT_A required
BST_B
33
28
P
High side bootstrap supply (BST), external capacitor to OUT_B required
BST_C
34
27
P
High side bootstrap supply (BST), external capacitor to OUT_C required
BST_D
43
20
P
High side bootstrap supply (BST), external capacitor to OUT_D required
GND
13
8
P
Ground
GND_A
29
32
P
Power ground for half-bridge A
GND_B
30
31
P
Power ground for half-bridge B
GND_C
37
24
P
Power ground for half-bridge C
GND_D
38
23
P
Power ground for half-bridge D
GVDD_A
23
36
P
Gate-drive voltage supply
GVDD_B
22
1
P
Gate-drive voltage supply
GVDD_C
1
18
P
Gate-drive voltage supply
GVDD_D
44
19
P
Gate-drive voltage supply
M1
8
13
I
Mode selection pin
M2
9
12
I
Mode selection pin
M3
10
11
I
Reserved mode selection pin, AGND connection is recommended
NC
3, 4, 19, 20, 25, 42
—
—
No connection pin. Ground connection is recommended
OC_ADJ
14
7
O
Analog overcurrent programming pin, requires resistor to AGND
OTW
21
2
O
Overtemperature warning signal, open-drain, active-low. An internal pullup resistor
to VREG (3.3 V) is provided on output. Level compliance for 5-V logic can be
obtained by adding external pullup resistor to 5 V
OUT_A
28
33
O
Output, half-bridge A
OUT_B
31
30
O
Output, half-bridge B
OUT_C
36
25
O
Output, half-bridge C
(1)
4
I = input, O = output, P = power, T = thermal
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
Pin Functions (continued)
PIN
NAME
DRV8412
DRV8432
OUT_D
I/O TYPE
(1)
DESCRIPTION
39
22
O
Output, half-bridge D
PVDD_A
26, 27
34
P
Power supply input for half-bridge A requires close decoupling capacitor to ground.
PVDD_B
32
29
P
Power supply input for half-bridge B requires close decoupling capacitor to gound.
PVDD_C
35
26
P
Power supply input for half-bridge C requires close decoupling capacitor to ground.
PVDD_D
40, 41
21
P
Power supply input for half-bridge D requires close decoupling capacitor to ground.
PWM_A
17
4
I
Input signal for half-bridge A
PWM_B
15
6
I
Input signal for half-bridge B
PWM_C
7
14
I
Input signal for half-bridge C
PWM_D
5
16
I
Input signal for half-bridge D
RESET_AB
16
5
I
Reset signal for half-bridge A and half-bridge B, active-low
RESET_CD
6
15
I
Reset signal for half-bridge C and half-bridge D, active-low
FAULT
18
3
O
Fault signal, open-drain, active-low. An internal pullup resistor to VREG (3.3 V) is
provided on output. Level compliance for 5-V logic can be obtained by adding
external pullup resistor to 5 V
VDD
2
17
P
Power supply for digital voltage regulator requires capacitor to ground for
decoupling.
VREG
11
10
P
Digital regulator supply filter pin requires 0.1-μF capacitor to AGND.
THERMAL PAD
—
N/A
T
Solder the exposed thermal pad to the landing pad on the pcb. Connect landing
pad to bottom side of pcb through via for better thermal dissipation. This pad should
be connected to GND.
N/A
—
T
Mount heat sink with thermal interface on top of the heat slug for best thermal
performance.
HEAT SLUG
Mode Selection Pins
MODE PINS
OUTPUT
CONFIGURATION
DESCRIPTION
M3
M2
M1
0
0
0
2 FB or 4 HB
Dual full bridges (two PWM inputs each full bridge) or four half bridges with
cycle-by-cycle current limit
0
0
1
2 FB or 4 HB
Dual full bridges (two PWM inputs each full bridge) or four half bridges with
OC latching shutdown (no cycle-by-cycle current limit)
0
1
0
1 PFB
Parallel full bridge with cycle-by-cycle current limit
0
1
1
2 FB
Dual full bridges (one PWM input each full bridge with complementary PWM
on second half bridge) with cycle-by-cycle current limit
1
x
x
Reserved
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
5
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
VDD to GND
GVDD_X to GND
PVDD_X to GND_X
(2)
MIN
MAX
UNIT
–0.3
13.2
V
–0.3
13.2
V
–0.3
70
V
OUT_X to GND_X
(2)
–0.3
70
V
BST_X to GND_X
(2)
–0.3
80
V
16
A
Transient peak output current (per pin), pulse width limited by
internal overcurrent protection circuit
Transient peak output current for latch shut down (per pin)
20
A
VREG to AGND
–0.3
4.2
V
GND_X to GND
–0.3
0.3
V
GND to AGND
–0.3
0.3
V
PWM_X to GND
–0.3
VREG + 0.5
V
OC_ADJ, M1, M2, M3 to AGND
–0.3
4.2
V
RESET_X, FAULT, OTW to GND
–0.3
7
V
9
mA
Operating junction temperature, TJ
–40
150
Storage temperature, Tstg
–55
150
Continuous sink current (FAULT, OTW)
(1)
(2)
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
These are the maximum allowed voltages for transient spikes. Absolute maximum DC voltages are lower.
6.2 ESD Ratings
V(ESD)
(1)
Electrostatic discharge
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (1)
VALUE
UNIT
±1500
V
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
0
50
52.5
Supply for logic regulators and gate-drive circuitry
10.8
12
13.2
Digital regulator supply voltage
10.8
12
13.2
UNIT
PVDD_X
Half bridge X (A, B, C, or D) DC supply voltage
GVDD_X
VDD
IO_PULSE
Pulsed peak current per output pin (could be limited by thermal)
IO
Continuous current per output pin (DRV8432)
FSW
PWM switching frequency
ROCP_CBC
OC programming resistor range in cycle-by-cycle current limit modes
24
200
ROCP_OCL
OC programming resistor range in OC latching shutdown modes
22
200
CBST
Bootstrap capacitor range
33
220
nF
tON_MIN
Minimum PWM pulse duration, low side, for charging the Bootstrap capacitor
TA
Operating ambient temperature
85
°C
6
Submit Documentation Feedback
15
A
9
mA
500
kHz
50
–40
V
kΩ
ns
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
6.4 Thermal Information
THERMAL METRIC
(1)
DRV8412
DRV8432
DDW
PACKAGE
DKD
PACKAGE
44 PINS
36 PINS
RθJA
Junction-to-ambient thermal resistance
24.5
13.3
(with heat sink)
RθJC(top)
Junction-to-case (top) thermal resistance
7.8
0.4
RθJB
Junction-to-board thermal resistance
5.5
13.3
ψJT
Junction-to-top characterization parameter
0.1
0.4
ψJB
Junction-to-board characterization parameter
5.4
13.3
RθJC(bot)
Junction-to-case (bottom) thermal resistance
0.2
N/A
(1)
UNIT
°C/W
for more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
6.5 Package Heat Dissipation Ratings
DRV8412
DRV8432
RθJC, junction-to-case (power pad / heat slug) thermal
resistance
PARAMETER
1.1 °C/W
0.9 °C/W
RθJA, junction-to-ambient thermal resistance
25 °C/W
This device is not intended to be used without a
heatsink. Therefore, RθJA is not specified. See the
Thermal Information section.
Exposed power pad / heat slug area
34 mm2
80 mm2
6.6 Package Power Deratings (DRV8412) (1)
PACKAGE
TA = 25°C
POWER
RATING
DERATING
FACTOR
ABOVE TA =
25°C
TA = 70°C POWER
RATING
TA = 85°C POWER
RATING
TA = 125°C POWER
RATING
44-PIN TSSOP (DDW)
5.0 W
40.0 mW/°C
3.2 W
2.6 W
1.0 W
(1)
Based on EVM board layout
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
7
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
6.7 Electrical Characteristics
TA = 25 °C, PVDD = 50 V, GVDD = VDD = 12 V, fSw = 400 kHz, unless otherwise noted. All performance is in accordance
with recommended operating conditions unless otherwise specified.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
2.95
3.3
3.65
9
12
mA
2.5
mA
1
mA
INTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION
VREG
Voltage regulator, only used as a reference node
IVDD
VDD = 12 V
Idle, reset mode
VDD supply current
Operating, 50% duty cycle
V
10.5
Reset mode
1.7
IGVDD_X
Gate supply current per half-bridge
IPVDD_X
Half-bridge X (A, B, C, or D) idle current
Reset mode
0.7
MOSFET drain-to-source resistance, low side (LS)
TJ = 25°C, GVDD = 12 V, Includes metallization
bond wire and pin resistance
110
MOSFET drain-to-source resistance, high side (HS)
TJ = 25°C, GVDD = 12 V, Includes metallization
bond wire and pin resistance
110
VF
Diode forward voltage drop
TJ = 25°C - 125°C, IO = 5 A
tR
Output rise time
Resistive load, IO = 5 A
14
tF
Output fall time
Resistive load, IO = 5 A
14
tPD_ON
Propagation delay when FET is on
Resistive load, IO = 5 A
38
tPD_OFF
Propagation delay when FET is off
Resistive load, IO = 5 A
38
tDT
Dead time between HS and LS FETs
Resistive load, IO = 5 A
5.5
Operating, 50% duty cycle
8
OUTPUT STAGE
RDS(on)
mΩ
1
V
ns
I/O PROTECTION
Vuvp,G
Vuvp,hyst
(1)
Gate supply voltage GVDD_X undervoltage
protection threshold
8.5
Hysteresis for gate supply undervoltage event
0.8
V
OTW (1)
Overtemperature warning
OTWhyst (1)
Hysteresis temperature to reset OTW event
OTSD (1)
Overtemperature shut down
OTEOTWdifferential (1)
OTE-OTW overtemperature detect temperature
difference
25
OTSDHYST (1)
Hysteresis temperature for FAULT to be released
following an OTSD event
25
IOC
Overcurrent limit protection
Resistor—programmable, nominal, ROCP = 27 kΩ
9.7
A
IOCT
Overcurrent response time
Time from application of short condition to Hi-Z of
affected FET(s)
250
ns
RPD
Internal pulldown resistor at the output of each halfbridge
Connected when RESET_AB or RESET_CD is
active to provide bootstrap capacitor charge
1
kΩ
115
125
135
25
150
°C
STATIC DIGITAL SPECIFICATIONS
VIH
High-level input voltage
PWM_A, PWM_B, PWM_C, PWM_D, M1, M2, M3
2
3.6
VIH
High-level input voltage
RESET_AB, RESET_CD
2
5.5
VIL
Low-level input voltage
PWM_A, PWM_B, PWM_C, PWM_D, M1, M2, M3,
RESET_AB, RESET_CD
llkg
Input leakage current
V
0.8
–100
100
μA
kΩ
OTW / FAULT
RINT_PU
Internal pullup resistance, OTW to VREG, FAULT to
VREG
VOH
High-level output voltage
VOL
Low-level output voltage
(1)
8
Internal pullup resistor only
External pullup of 4.7 kΩ to 5 V
IO = 4 mA
20
26
35
2.95
3.3
3.65
0.2
0.4
4.5
5
V
Specified by design
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
6.8 Typical Characteristics
Normalized RDS(on) / (RDS(on) at 12 V)
100
90
Efficiency (%)
80
70
60
50
40
30
20
10
0
0
50 100 150 200 250 300 350 400 450 500
1.10
1.08
1.06
1.04
1.02
1.00
0.98
0.96
8.0
Tc = 75°C
9.5
10.0 10.5
11.0
11.5
12
TJ = 25°C
Figure 1. Efficiency vs Switching Frequency (DRV8432)
Figure 2. Normalized RDS(On) vs Gate Drive
1.6
6
1.4
5
4
1.2
Current (A)
Normalized RDS(on) / (RDS(on) at 25oC)
9.0
Gate Drive (V)
Switching Frequency (kHz)
Full Bridge Load = 5 A
PVDD = 50 V
1.0
0.8
3
2
1
0.6
0.4
–40 –20
8.5
0
0
20
40
60
80
–1
100 120 140
0
0.2
0.4
o
0.6
0.8
1
1.2
Voltage (V)
TJ – Junction Temperature – C
TJ = 25°C
GVDD = 12 V
Figure 4. Drain To Source Diode Forward On Characteristics
Figure 3. Normalized Rds(On) vs Junction Temperature
100
Output Duty Cycle (%)
90
80
70
60
50
40
30
20
10
0
0
10
fs = 500 kHz
20
30
40
50
60
70
80
90 100
Input Duty Cycle (%)
TC = 25°C
Figure 5. Output Duty Cycle vs Input Duty Cycle
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
9
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
7 Detailed Description
7.1 Overview
The DRV841x2 is a high performance, integrated dual full bridge motor driver with an advanced protection
system.
Because of the low RDS(on) of the H-Bridge MOSFETs and intelligent gate drive design, the efficiency of these
motor drivers can be up to 97%, which enables the use of smaller power supplies and heatsinks, and are good
candidates for energy efficient applications.
10
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
7.2 Functional Block Diagram
VDD
4
Undervoltage
Protection
OTW
Internal Pullup
Resistors to VREG
FAULT
M1
Protection
and
I/O Logic
M2
M3
4
VREG
VREG
Power
On
Reset
AGND
Temp.
Sense
GND
RESET_AB
Overload
Protection
RESET_CD
Isense
OC_ADJ
GVDD_D
BST_D
PVDD_D
PWM_D
PWM
Rcv.
Ctrl.
Timing
Gate
Drive
OUT_D
FB/PFB−Configuration
Pulldown Resistor
GND_D
GVDD_C
BST_C
PVDD_C
PWM_C
PWM
Rcv.
Ctrl.
Timing
Gate
Drive
OUT_C
FB/PFB−Configuration
Pulldown Resistor
GND_C
GVDD_B
BST_B
PVDD_B
PWM_B
PWM
Rcv.
Ctrl.
Timing
Gate
Drive
OUT_B
FB/PFB−Configuration
Pulldown Resistor
GND_B
GVDD_A
BST_A
PVDD_A
PWM_A
PWM
Rcv.
Ctrl.
Timing
Gate
Drive
OUT_A
FB/PFB−Configuration
Pulldown Resistor
GND_A
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
11
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
7.3 Feature Description
7.3.1 Error Reporting
The FAULT and OTW pins are both active-low, open-drain outputs. Their function is for protection-mode
signaling to a PWM controller or other system-control device.
Any fault resulting in device shutdown, such as overtemperatue shutdown, overcurrent shutdown, or
undervoltage protection, is signaled by the FAULT pin going low. Likewise, OTW goes low when the device
junction temperature exceeds 125°C (see Table 1).
Table 1. Protection Mode Signal Descriptions
FAULT
OTW
DESCRIPTION
0
0
Overtemperature warning and (overtemperature shut-down or overcurrent shut-down or undervoltage
protection) occurred
0
1
Overcurrent shut-down or GVDD undervoltage protection occurred
1
0
Overtemperature warning
1
1
Device under normal operation
TI recommends monitoring the OTW signal using the system microcontroller and responding to an OTW signal
by reducing the load current to prevent further heating of the device resulting in device overtemperature
shutdown (OTSD).
To reduce external component count, an internal pullup resistor to VREG (3.3 V) is provided on both FAULT and
OTW outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5 V (see the
Electrical Characteristics section of this data sheet for further specifications).
7.3.2 Device Protection System
The DRV841x2 contains advanced protection circuitry carefully designed to facilitate system integration and ease
of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as
short circuits, overcurrent, overtemperature, and undervoltage. The DRV841x2 responds to a fault by
immediately setting the half bridge outputs in a high-impedance (Hi-Z) state and asserting the FAULT pin low. In
situations other than overcurrent or overtemperature, the device automatically recovers when the fault condition
has been removed or the gate supply voltage has increased. For highest possible reliability, reset the device
externally no sooner than 1 second after the shutdown when recovering from an overcurrent shut down (OCSD)
or OTSD fault.
7.3.2.1 Bootstrap Capacitor Undervoltage Protection
When the device runs at a low switching frequency (for example, less than 10 kHz with a 100-nF bootstrap
capacitor), the bootstrap capacitor voltage might not be able to maintain a proper voltage level for the high-side
gate driver. A bootstrap capacitor undervoltage protection circuit (BST_UVP) will prevent potential failure of the
high-side MOSFET. When the voltage on the bootstrap capacitors is less than the required value for safe
operation, the DRV841x2 will initiate bootstrap capacitor recharge sequences (turn off high side FET for a short
period) until the bootstrap capacitors are properly charged for safe operation. This function may also be activated
when PWM duty cycle is too high (for example, less than 20 ns off time at 10 kHz). Note that bootstrap capacitor
might not be able to be charged if no load or extremely light load is presented at output during BST_UVP
operation, so it is recommended to turn on the low side FET for at least 50 ns for each PWM cycle to avoid
BST_UVP operation if possible.
For applications with lower than 10-kHz switching frequency and not to trigger BST_UVP protection, a larger
bootstrap capacitor can be used (for example, 1-µF capacitor for 800-Hz operation). When using a bootstrap cap
larger than 220 nF, it is recommended to add 5-Ω resistors between 12-V GVDD power supply and GVDD_X
pins to limit the inrush current on the internal bootstrap circuitry.
7.3.2.2 Overcurrent (OC) Protection
The DRV841x2 has independent, fast-reacting current detectors with programmable trip threshold (OC threshold)
on all high-side and low-side power-stage FETs. There are two settings for OC protection through mode
selection pins: cycle-by-cycle (CBC) current limiting mode and OC latching (OCL) shut down mode.
12
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
Feature Description (continued)
In CBC current limiting mode, the detector outputs are monitored by two protection systems. The first protection
system controls the power stage in order to prevent the output current from further increasing, that is, it performs
a CBC current-limiting function rather than prematurely shutting down the device. This feature could effectively
limit the inrush current during motor start-up or transient without damaging the device. During short to power and
short to ground conditions, the current limit circuitry might not be able to control the current to a proper level, a
second protection system triggers a latching shutdown, resulting in the related half bridge being set in the highimpedance (Hi-Z) state. Current limiting and overcurrent protection are independent for half-bridges A, B, C, and,
D, respectively.
Figure 6 illustrates cycle-by-cycle operation with high side OC event and Figure 7 shows cycle-by-cycle operation
with low side OC. Dashed lines are the operation waveforms when no CBC event is triggered and solid lines
show the waveforms when CBC event is triggered. In CBC current limiting mode, when low side FET OC is
detected, the device will turn off the affected low side FET and keep the high side FET at the same half bridge off
until the next PWM cycle; when high side FET OC is detected, the device will turn off the affected high side FET
and turn on the low side FET at the half bridge until next PWM cycle.
It is important to note that if the input to a half bridge is held to a constant value when an over current event
occurs in CBC, then the associated half bridge will be in a HI-Z state upon the over current event ending. Cycling
IN_X will allow OUT_X to resume normal operation.
In OC latching shut down mode, the CBC current limit and error recovery circuits are disabled and an overcurrent
condition will cause the device to shutdown immediately. After shutdown, RESET_AB and/or RESET_CD must
be asserted to restore normal operation after the overcurrent condition is removed.
For added flexibility, the OC threshold is programmable using a single external resistor connected between the
OC_ADJ pin and GND pin. See Table 2 for information on the correlation between programming-resistor value
and the OC threshold. The values in Table 2 show typical OC thresholds for a given resistor. Assuming a fixed
resistance on the OC_ADJ pin across multiple devices, a 20% device-to-device variation in OC threshold
measurements is possible. Therefore, this feature is designed for system protection and not for precise current
control. It should be noted that a properly functioning overcurrent detector assumes the presence of a proper
inductor or power ferrite bead at the power-stage output. Short-circuit protection is not guaranteed with direct
short at the output pins of the power stage.
For normal operation, inductance in motor (assume larger than 10 µH) is sufficient to provide low di/dt output (for
example, for EMI) and proper protection during overload condition (CBC current limiting feature). So no
additional output inductors are needed during normal operation.
However during a short condition, the motor (or other load) is shorted, so the load inductance is not present in
the system anymore; the current in the device can reach such a high level that may exceed the abs max current
rating due to extremely low impendence in the short circuit path and high di/dt before oc detection circuit kicks in.
So a ferrite bead or inductor is recommended to use the short-circuit protection feature in DRV841x2. With an
external inductance or ferrite bead, the current will rise at a much slower rate and reach a lower current level
before oc protection starts. The device will then either operate CBC current limit or OC shut down automatically
(when current is well above the current limit threshold) to protect the system.
For a system that has limited space, a power ferrite bead can be used instead of an inductor. The current rating
of ferrite bead has to be higher than the RMS current of the system at normal operation. A ferrite bead designed
for very high frequency is NOT recommended. A minimum impedance of 10 Ω or higher is recommended at 10
MHz or lower frequency to effectively limit the current rising rate during short circuit condition.
The TDK MPZ2012S300A (with size of 0805 inch type) have been tested in our system to meet a short circuit
condition in the DRV8412. But other ferrite beads that have similar frequency characteristics can be used as well.
For higher power applications, such as in the DRV8432, there might be limited options to select suitable ferrite
bead with high current rating. If an adequate ferrite bead cannot be found, an inductor can be used.
The inductance can be calculated as:
PVDD × Toc _ delay
Loc _ min =
Ipeak - Iave
where
•
Toc_delay = 250 nS
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
13
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
Feature Description (continued)
•
Ipeak = 15 A (below abs max rating)
(1)
Because an inductor usually saturates after reaching its current rating, it is recommended to use an inductor with
a doubled value or an inductor with a current rating well above the operating condition.
Table 2. Programming-Resistor Values and OC
Threshold
(1)
OC-ADJUST RESISTOR
VALUES (kΩ)
MAXIMUM CURRENT BEFORE OC
OCCURS (A)
22 (1)
11.6
24
10.7
27
9.7
30
8.8
36
7.4
39
6.9
43
6.3
47
5.8
56
4.9
68
4.1
82
3.4
100
2.8
120
2.4
150
1.9
200
1.4
Recommended to use in OC Latching Mode Only
7.3.2.3 Overtemperature Protection
The DRV841x2 has a two-level temperature-protection system that asserts an active-low warning signal (OTW)
when the device junction temperature exceeds 125°C (nominal) and, if the device junction temperature exceeds
150°C (nominal), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the highimpedance (Hi-Z) state and FAULT being asserted low. OTSD is latched in this case and RESET_AB and
RESET_CD must be asserted low to clear the latch.
7.3.2.4 Undervoltage Protection (UVP) and Power-On Reset (POR)
The UVP and POR circuits of the DRV841x2 fully protect the device in any power-up/down and brownout
situation. While powering up, the POR circuit resets the overcurrent circuit and ensures that all circuits are fully
operational when the GVDD_X and VDD supply voltages reach 9.8 V (typical). Although GVDD_X and VDD are
independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD_X pin results in
all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT being asserted low.
The device automatically resumes operation when all supply voltage on the bootstrap capacitors have increased
above the UVP threshold.
7.3.3 Device Reset
Two reset pins are provided for independent control of half-bridges A/B and C/D. When RESET_AB is asserted
low, all four power-stage FETs in half-bridges A and B are forced into a high-impedance (Hi-Z) state. Likewise,
asserting RESET_CD low forces all four power-stage FETs in half-bridges C and D into a high- impedance state.
To accommodate bootstrap charging prior to switching start, asserting the reset inputs low enables weak
pulldown of the half-bridge outputs.
A rising-edge transition on reset input allows the device to resume operation after a shut-down fault. For
example, when either or both half-bridge A and B have OC shutdown, a low to high transition of RESET_AB pin
will clear the fault and FAULT pin; when either or both half-bridge C and D have OC shutdown, a low to high
transition of RESET_CD pin will clear the fault and FAULT pin as well. When an OTSD occurs, both RESET_AB
and RESET_CD need to have a low to high transition to clear the fault and FAULT signal.
14
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
7.4 Device Functional Modes
The DRV841x2 supports four different modes of operation:
1. Dual full bridges (FB) (two PWM inputs each full bridge) or four half bridges (HB) with CBC current limit
2. Dual full bridges (two PWM inputs each full bridge) or four half bridges with OC latching shutdown (no CBC
current limit)
3. Parallel full bridge (PFB) with CBC current limit
4. Dual full bridges (one PWM input each full bridge) with CBC current limit
In mode 1 and 2, PWM_A controls half bridge A, PWM_B controls half bridge B, and so forth Figure 8 shows an
application example for full bridge mode operation.
In parallel full bridge mode (mode 3), PWM_A controls both half bridges A and B, and PWM_B controls both half
bridges C and D, while PWM_C and PWM_D pins are not used (recommended to connect to ground). Bridges A
and B are synchronized internally (even during CBC), and so are bridges C and D. OUT_A and OUT_B should
be connected together and OUT_C and OUT_D should be connected together after the output inductor or ferrite
bead. If RESET_AB or RESET_CD are low, all four outputs become high-impedance. Figure 15 shows an
example of parallel full bridge mode connection.
In mode 4, one PWM signal controls one full bridge to relieve some I/O resource from MCU, that is, PWM_A
controls half bridges A and B and PWM_C controls half bridges C and D. In this mode, the operation of half
bridge B is complementary to half bridge A, and the operation of half bridge D is complementary to half bridge C.
For example, when PWM_A is high, high side FET in half bridge A and low side FET in half bridge B will be on
and low side FET in half bridge A and high side FET in half bridge B will be off. Since PWM_B and PWM_D pins
are not used in this mode, it is recommended to connect them to ground.
In operation modes 1, 2, and 4 (CBC current limit is used), once the CBC current limit is hit, the driver will be
deactivated until the next PWM cycle starts. However, in order for the output to be recovered, the PWM input
corresponding to that driver in CBC must be toggled. Because of this, CBC mode does not support operation
when one half-bridge PWM input is tied to dc logic level.
Because each half bridge has independent supply and ground pins, a shunt sensing resistor can be inserted
between PVDD to PVDD_X or GND_X to GND (ground plane). A high side shunt resistor between PVDD and
PVDD_X is recommended for differential current sensing because a high bias voltage on the low side sensing
could affect device operation. If low side sensing has to be used, a shunt resistor value of 10 mΩ or less or
sense voltage 100 mV or less is recommended.
CBC with High Side OC
During T_OC Period
PVDD
Current Limit
Load
Current
PWM_HS
PWM_HS
Load
PWM_LS
PWM_LS
GND_X
T_HS T_OC T_LS
Dashed line: normal operation; solid line: CBC event
Figure 6. Cycle-by-Cycle Operation With High-Side OC
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
15
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
During T_OC Period
CBC with Low Side OC
PVDD
Current Limit
Load
Current
PWM_HS
Load
PWM_LS
PWM_HS
PWM_LS
T_LS T_OC T_HS
GND_X
Dashed line: normal operation; solid line: CBC event
Figure 7. Cycle-by-Cycle Operation With Low-Side OC
16
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DRV841x2 devices are typically used to drive 2 brushed DC or 1 stepper motor.
The DRV841x2 can be used for stepper motor applications as illustrated in Figure 16; they can be also used in
three phase permanent magnet synchronous motor (PMSM) and sinewave brushless DC motor applications.
Figure 17 shows an example of a TEC driver application. The same configuration can also be used for DC output
applications.
8.2 Typical Applications
8.2.1 Full Bridge Mode Operation
GVDD
1uF
330 uF
PVDD
3.3
1000 uF
GVDD_B
1uF
OTW
GVDD_A
10 nF
BST_A
100 nF
FAULT
PWM_A
PVDD_A
Rsense_AB (option)
OUT_A
100nF
Controller
(MSP430
C2000 or
Stellaris MCU)
Roc_adj
RESET_AB
GND_A
PWM_B
GND_B
OC_ADJ
OUT_B
M
100nF
1
GND
100 nF
PVDD_B
AGND
BST_B
VREG
BST_C
M3
PVDD_C
M2
OUT_C
M1
GND_C
PWM_C
GND_D
RESET_CD
OUT_D
100 nF
100 nF
Rsense_CD (option)
100nF
PWM_D
M
100nF
PVDD_D
100 nF
GVDD
VDD
BST_D
1uF
47 uF
GVDD_C
1uF
PVDD
GVDD_D
1uF
Figure 8. Application Diagram Example for Full Bridge Mode Operation Schematic
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
17
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
8.2.1.1 Design Requirements
This section describes design considerations.
Table 3. Design Parameters
DESIGN PARAMETER
REFERENCE
Motor voltage
PVDD_x
EXAMPLE VALUE
24 V
Motor current (peak and RMS)
IPVDD
6-A peak, 3A RMS
Overcurrent threshold
OCTH
OC_ADJ = 27 kΩ, 9.7 A
Bridge mode
M1M2
Parallel full bridge
8.2.1.2 Detailed Design Procedure
8.2.1.2.1 Motor Voltage
Higher voltages generally have the advantage of causing current to change faster through the inductive windings,
which allows for higher RPMs. Lower voltages allow for more accurate control of phase currents.
8.2.1.2.2 Current Requirement of 12-V Power Supply
The DRV83x2 requires a 12-V power supply for GVDD and VDD pins. The total supply current is relatively low at
room temperature (less than 50 mA), but the current could increase significantly when the device temperature
goes too high (for example, above 125°C), especially at heavy load conditions due to substrate current collection
by 12-V guard rings. TI recommends designing the 12-V power supply with a current capability at least 5-10% of
the load current, and no less than 100 mA to assure the device performance across all temperature ranges.
8.2.1.2.3 Voltage of Decoupling Capacitor
The voltage of the decoupling capacitors should be selected in accordance with good design practices.
Temperature, ripple current, and voltage overshoot must be considered. The high frequency decoupling capacitor
should use ceramic capacitor with X5R or better rating. For a 50-V application, a minimum voltage rating of 63 V
is recommended.
8.2.1.2.4 Overcurrent Threshold
When choosing the resistor value for OC_ADJ, consider the peak current allowed under normal system behavior,
the resistor tolerance, and that the Table 2 currents have a ±10% tolerance. For example, if 6 A is the highest
system current allowed across all normal behavior, a 27-kΩ OC_ADJ resistor with 10% tolerance is a reasonable
choice, as it would set the OCTH to approximately 8 A to 12 A.
8.2.1.2.5 Sense Resistor
For optimal performance, the sense resistor must be:
• Surface-mount
• Low inductance
• Rated for high enough power
• Placed closely to the motor driver
The power dissipated by the sense resistor equals IRMS2 x R. For example, if peak motor current is 3 A, RMS
motor current is 2 A, and a 0.05-Ω sense resistor is used, the resistor will dissipate 2 A² × 0.05 Ω = 0.2 W. The
power increases quickly with higher current levels.
Resistors typically have a rated power within some ambient temperature range, along with a de-rated power
curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin
should be added. Always measure the actual sense resistor temperature in a final system, along with the power
MOSFETs, as those are often the hottest components.
Because power resistors are larger and more expensive than standard resistors, use multiple standard resistors
in parallel, between the sense node and ground. This distributes the current and heat dissipation.
18
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
8.2.1.3 Application Curves
Figure 9. Brushed DC Driving
Figure 10. Stepper Control, Full Stepping, 24 V
Figure 11. Stepper Control, Full Stepping, 12V
Figure 12. Stepper Control, Half Stepping, 12V
Figure 13. Stepper Control, 128 Microstepping, 12V
Figure 14. PWM_A to OUTA
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
19
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
8.2.2 Parallel Full Bridge Mode Operation
GVDD
1uF
330 uF
PVDD
3.3
1000 uF
GVDD_B
1uF
OTW
GVDD_A
10 nF
BST_A
100 nF
FAULT
Controller
(MSP430
C2000 or
Stellaris MCU)
Rsense_AB
(option)
PVDD_A
PWM_A
OUT_A
RESET_AB
GND_A
PWM_B
GND_B
OC_ADJ
OUT_B
100nF
Roc_adj
100nF
Loc
Loc
1
GND
PVDD_B
AGND
BST_B
VREG
BST_C
M
100 nF
100 nF
100 nF
M3
Rsense_CD
(option)
PVDD_C
M2
OUT_C
M1
GND_C
PWM_C
GND_D
RESET_CD
OUT_D
100nF
100nF
PWM_D
Loc
Loc
PVDD_D
100 nF
GVDD
VDD
47 uF
BST_D
1uF
GVDD_C
1uF
PVDD
GVDD_D
1uF
PWM_A controls OUT_A and OUT_B; PWM_B controls OUT_C and OUT_D.
Figure 15. Application Diagram Example for Parallel Full Bridge Mode Operation Schematic
20
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
8.2.3 Stepper Motor Operation
GVDD
1uF
330 uF
PVDD
3.3
1000 uF
GVDD_B
1uF
OTW
GVDD_A
10 nF
BST_A
100 nF
FAULT
PVDD_A
PWM_A
OUT_A
RESET_AB
GND_A
PWM_B
GND_B
OC_ADJ
OUT_B
100nF
M
Controller
(MSP430
C2000 or
Stellaris MCU)
Roc_adj
100nF
1
GND
PVDD_B
AGND
BST_B
VREG
BST_C
100 nF
100 nF
100 nF
M3
PVDD_C
M2
OUT_C
M1
GND_C
PWM_C
GND_D
RESET_CD
OUT_D
100nF
100nF
PWM_D
PVDD_D
100 nF
GVDD
VDD
BST_D
1uF
47 uF
GVDD_C
1uF
PVDD
GVDD_D
1uF
Figure 16. Application Diagram Example for Stepper Motor Operation Schematic
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
21
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
8.2.4 TEC Driver
GVDD
1uF
PVDD
330 uF
3.3
1000 uF
GVDD_B
1uF
OTW
GVDD_A
10 nF
BST_A
100 nF
PVDD_A
PWM_A
OUT_A
RESET_AB
GND_A
PWM_B
GND_B
OC_ADJ
OUT_B
100nF
Roc_adj
TEC
Controller
100nF
4.7 uH
4.7 uH
1
GND
47 uF
PVDD_B
AGND
BST_B
VREG
BST_C
100 nF
100 nF
100 nF
M3
PVDD_C
M2
OUT_C
M1
GND_C
PWM_C
GND_D
RESET_CD
OUT_D
PWM_D
47 uF
100nF
100nF
TEC
FAULT
47 uF
4.7 uH
47 uF
4.7 uH
47 uF
PVDD_D
100 nF
GVDD
VDD
47 uF
BST_D
1uF
GVDD_C
1uF
PVDD
GVDD_D
1uF
Figure 17. Application Diagram Example for TEC Driver Schematic
22
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
8.2.5 LED Lighting Driver
VIN
Up to 50V
VDD
GVDD_C
RESET_CD
GVDD_D
RESET_AB
GVDD_B
GVDD_A
12V
PVDD_A
PVDD_B
PWM_A
PVDD_C
PWM_B
PVDD_D
PWM_C
BST_A
PWM_D
OUT_A
VLED
BST_B
FAULT
DRV8412
OTW
OUT_B
BST_C
OC_ADJ
OUT_C
BST_D
OUT_D
GND_D
GND_C
GND_B
AGND
M3
GND
M2
GND_A
M1
VREG
Figure 18. Application Diagram Example for LED Lighting Driver Schematic
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
23
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
9 Power Supply Recommendations
9.1 Bulk Capacitance
Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally
beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.
The amount of local capacitance needed depends on a variety of factors, including:
• The highest current required by the motor system
• The power supply’s capacitance and ability to source current
• The amount of parasitic inductance between the power supply and motor system
• The acceptable voltage ripple
• The type of motor used (Brushed DC, Brushless DC, Stepper)
• The motor braking method
The inductance between the power supply and the motor drive system limits the rate current can change from
the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands
or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage
remains stable and high current can be quickly supplied.
The data sheet generally provides a recommended value, but system-level testing is required to determine the
appropriate sized bulk capacitor.
Power Supply
Parasitic Wire
Inductance
Motor Drive System
VM
+
±
+
Motor
Driver
GND
Local
Bulk Capacitor
IC Bypass
Capacitor
Figure 19. Example Setup of Motor Drive System With External Power Supply
The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases
when the motor transfers energy to the supply.
9.2 Power Supplies
To facilitate system design, the DRV841x2 needs only a 12-V supply in addition to H-Bridge power supply
(PVDD). An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog
circuitry. Additionally, the high-side gate drive requires a floating voltage supply, which is accommodated by builtin bootstrap circuitry requiring external bootstrap capacitor.
To provide symmetrical electrical characteristics, the PWM signal path, including gate drive and output stage, is
designed as identical, independent half-bridges. For this reason, each half-bridge has a separate gate drive
supply (GVDD_X), a bootstrap pin (BST_X), and a power-stage supply pin (PVDD_X). Furthermore, an additional
pin (VDD) is provided as supply for all common circuits. Special attention should be paid to place all decoupling
capacitors as close to their associated pins as possible. In general, inductance between the power supply pins
and decoupling capacitors must be avoided. Furthermore, decoupling capacitors need a short ground path back
to the device.
24
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
Power Supplies (continued)
For a properly functioning bootstrap circuit, a small ceramic capacitor (an X5R or better) must be connected from
each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the
bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin
(GVDD_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is
shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an
application with PWM switching frequencies in the range from 10 kHz to 500 kHz, the use of 100-nF ceramic
capacitors (X5R or better), size 0603 or 0805, is recommended for the bootstrap supply. These 100-nF
capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power
stage FET fully turned on during the remaining part of the PWM cycle. In an application running at a switching
frequency lower than 10 kHz, the bootstrap capacitor might need to be increased in value.
Special attention should be paid to the power-stage power supply; this includes component selection, PCB
placement, and routing. As indicated, each half-bridge has independent power-stage supply pin (PVDD_X). For
optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X pin is
decoupled with a ceramic capacitor (X5R or better) placed as close as possible to each supply pin. It is
recommended to follow the PCB layout of the DRV841x2 EVM board.
The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 50-V powerstage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical
as facilitated by the internal power-on-reset circuit. Moreover, the DRV841x2 is fully protected against erroneous
power-stage turn-on due to parasitic gate charging. Thus, voltage-supply ramp rates (dv/dt) are non-critical within
the specified voltage range (see Recommended Operating Conditions of this data sheet).
9.3 System Power-Up and Power-Down Sequence
9.3.1 Powering Up
The DRV841x2 does not require a power-up sequence. The outputs of the H-bridges remain in a high impedance
state until the gate-drive supply voltage GVDD_X and VDD voltage are above the undervoltage protection (UVP)
voltage threshold (see the Electrical Characteristics section of this data sheet). Although not specifically required,
holding RESET_AB and RESET_CD in a low state while powering up the device is recommended. This allows
an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge
output.
9.3.2 Powering Down
The DRV841x2 does not require a power-down sequence. The device remains fully operational as long as the
gate-drive supply (GVDD_X) voltage and VDD voltage are above the UVP voltage threshold (see the Electrical
Characteristics section of this data sheet). Although not specifically required, it is a good practice to hold
RESET_AB and RESET_CD low during power down to prevent any unknown state during this transition.
9.4 System Design Recommendations
9.4.1 VREG Pin
The VREG pin is used for internal logic and not recommended to be used as a voltage source for external
circuitry.
9.4.2 VDD Pin
The transient current in VDD pin could be significantly higher than average current through that pin. A low
resistive path to GVDD should be used. A 22-µF to 47-µF capacitor should be placed on VDD pin beside the
100-nF to 1-µF decoupling capacitor to provide a constant voltage during transient.
9.4.3 OTW Pin
OTW reporting indicates the device approaching high junction temperature. This signal can be used with MCU to
decrease system power when OTW is low in order to prevent OT shut down at a higher temperature.
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
25
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
System Design Recommendations (continued)
9.4.4 Mode Select Pin
Mode select pins (M1, M2, and M3) should be connected to either VREG (for logic high) or AGND for logic low. It
is not recommended to connect mode pins to board ground if 1-Ω resistor is used between AGND and GND.
9.4.5 Parallel Mode Operation
For a device operated in parallel mode, a minimum of 30 nH to 100 nH inductance or a ferrite bead is required
after the output pins (for example, OUT_A and OUT_B) before connecting the two channels together. This will
help to prevent any shoot through between two paralleled channels during switching transient due to mismatch of
paralleled channels (for example, processor variation, unsymmetrical PCB layout, etc).
9.4.6 TEC Driver Application
For TEC driver or other non-motor related applications (for example, resistive load or dc output), a low-pass LC
filter can be used to meet the requirement.
26
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
10 Layout
10.1 Layout Guidelines
10.1.1 PCB Material Recommendation
FR-4 Glass Epoxy material with 2 oz. copper on both top and bottom layer is recommended for improved thermal
performance (better heat sinking) and less noise susceptibility (lower PCB trace inductance).
10.1.2 Ground Plane
Because of the power level of these devices, it is recommended to use a big unbroken single ground plane for
the whole system / board. The ground plane can be easily made at bottom PCB layer. In order to minimize the
impedance and inductance of ground traces, the traces from ground pins should keep as short and wide as
possible before connected to bottom ground plane through vias. Multiple vias are suggested to reduce the
impedance of vias. Try to clear the space around the device as much as possible especially at bottom PCB side
to improve the heat spreading.
10.1.3 Decoupling Capacitor
High frequency decoupling capacitors (100 nF) on PVDD_X pins should be placed close to these pins and with a
short ground return path to minimize the inductance on the PCB trace.
10.1.4 AGND
AGND is a localized internal ground for logic signals. A 1-Ω resistor is recommended to be connected between
GND and AGND to isolate the noise from board ground to AGND. There are other two components are
connected to this local ground: 0.1-µF capacitor between VREG to AGND and Roc_adj resistor between
OC_ADJ and AGND. Capacitor for VREG should be placed close to VREG and AGND pin and connected
without vias.
10.2 Layout Example
10.2.1 Current Shunt Resistor
If current shunt resistor is connected between GND_X to GND or PVDD_X to PVDD, make sure there is only one
single path to connect each GND_X or PVDD_X pin to shunt resistor, and the path is short and symmetrical on
each sense path to minimize the measurement error due to additional resistance on the trace.
An example of the schematic and PCB layout of DRV8412 are shown in Figure 20, Figure 21, and Figure 22.
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
27
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
Layout Example (continued)
GVDD
C14
1.0ufd/16V
0603
U1
GND
44
1
43
C13
42
1.0ufd/16V
0603
41
PVDD
40
GND
2
+
3
C11
C12
47ufd/16V
FC
0.1ufd/16V
0603
C15
C16
0.1ufd/100V
0805
0.1ufd/100V
0805
4
GND
39
GND
OUTD
Orange
GND
38
5
37
6
GVDD
GND
J2
1
2
GRAY
6A/250V
36
+
C4
C5
330ufd/16V
M
0.1ufd/16V
0603
OUTC
Orange
35
7
PVDD
8
GVDD = 12V
9
GND
C18
C19
0.1ufd/100V
0805
0.1ufd/100V
0805
PVDD
10
GND
J1
+
34
11
1
33
2
C10
3
0.1ufd/16V
0603
4
5
R7
C20
C21
13
0.1ufd/100V
0805
0.1ufd/100V
0805
GND
8
R5
GND
PVDD
12
1.0 1/4W
0805
7
Red
C1
1000ufd/63V
VZ
32
6
PVDD
Black
GND
GND
14
31
15
30
OUTB
0603
47K
Orange
29
GND
28
OUTA
16
Orange
27
17
PVDD
26
18
19
C23
C24
0.1ufd/100V
0805
0.1ufd/100V
0805
20
U1
PowerPad
GND
25
21
24
22
GVDD
C9
GND
23
GVDD
C8
DRV8412DDW
HTSSOP44-DDW
1.0ufd/16V
0603
1.0ufd/16V
0603
GND
GND
Figure 20. DRV8412 Schematic Example
28
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
Layout Example (continued)
T1: PVDD decoupling capacitors C16, C19, C21, and C24 should be placed very close to PVDD_X pins and ground
return path.
T2: VREG decoupling capacitor C10 should be placed very close to VREG abd AGND pins.
T3: Clear the space above and below the device as much as possible to improve the thermal spreading.
T4: Add many vias to reduce the impedance of ground path through top to bottom side. Make traces as wide as
possible for ground path such as GND_X path.
Figure 21. Printed Circuit Board – Top Layer
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
29
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
Layout Example (continued)
B1: Do not block the heat transfer path at bottom side. Clear as much space as possible for better heat spreading.
Figure 22. Printed Circuit Board – Bottom Layer
10.3 Thermal Considerations
The thermally enhanced package provided with the DRV8432 is designed to interface directly to heat sink using
a thermal interface compound, (for example, Ceramique from Arctic Silver, TIMTronics 413, and so forth). The
heat sink then absorbs heat from the ICs and couples it to the local air. It is also a good practice to connect the
heatsink to system ground on the PCB board to reduce the ground noise.
RθJA is a system thermal resistance from junction to ambient air. As such, it is a system parameter with the
following components:
• RθJC (the thermal resistance from junction to case, or in this example the power pad or heat slug)
• Thermal grease thermal resistance
• Heat sink thermal resistance
30
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
DRV8412, DRV8432
www.ti.com
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
Thermal Considerations (continued)
The thermal grease thermal resistance can be calculated from the exposed power pad or heat slug area and the
thermal grease manufacturer's area thermal resistance (expressed in °C-in2/W or °C-mm2/W). The approximate
exposed heat slug size is as follows:
• DRV8432, 36-pin PSOP3 …… 0.124 in2 (80 mm2)
The thermal resistance of thermal pads is considered higher than a thin thermal grease layer and is not
recommended. Thermal tape has an even higher thermal resistance and should not be used at all. Heat sink
thermal resistance is predicted by the heat sink vendor, modeled using a continuous flow dynamics (CFD) model,
or measured.
Thus the system RθJA = RθJC + thermal grease resistance + heat sink resistance.
See the TI application report, IC Package Thermal Metrics (SPRA953), for more thermal information.
10.3.1 DRV8412 Thermal Via Design Recommendation
Thermal pad of the DRV8412 is attached at bottom of device to improve the thermal capability of the device. The
thermal pad has to be soldered with a very good coverage on PCB in order to deliver the power specified in the
datasheet. The figure below shows the recommended thermal via and land pattern design for the DRV8412. For
additional information, see TI application report, PowerPad Made Easy (SLMA004) and PowerPad Layout
Guidelines (SOLA120).
Figure 23. DRV8412 Thermal Via Footprint
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
Submit Documentation Feedback
31
DRV8412, DRV8432
SLES242G – DECEMBER 2009 – REVISED DECEMBER 2014
www.ti.com
11 Device and Documentation Support
11.1 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 4. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
DRV8412
Click here
Click here
Click here
Click here
Click here
DRV8432
Click here
Click here
Click here
Click here
Click here
11.2 Trademarks
All trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
32
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: DRV8412 DRV8432
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
DRV8412DDW
ACTIVE
HTSSOP
DDW
44
35
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DRV8412
DRV8412DDWR
ACTIVE
HTSSOP
DDW
44
2000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
DRV8412
DRV8432DKD
ACTIVE
HSSOP
DKD
36
29
RoHS & Green
NIPDAU
Level-4-260C-72 HR
-40 to 85
DRV8432
DRV8432DKDR
ACTIVE
HSSOP
DKD
36
500
RoHS & Green
NIPDAU
Level-4-260C-72 HR
-40 to 85
DRV8432
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
