DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications
Check for Samples: DS16EV5110A
FEATURES
DESCRIPTION
•
The DS16EV5110A is a multi-channel equalizer
optimized
for
video
cable
extension
Source/Repeater/Sink Applications. It operates
between 250Mbps and 2.25Gbps with common
applications at 1.65Gbps and 2.25Gbps (per data
channel). It contains three Transition-Minimized
Differential Signaling (TMDS) data channels and one
clock channel as specified for DVI and HDMI
interfaces. It provides compensation for skin-effect
and dielectric losses, a common phenomenon when
transmitting video on commercially available high
definition video cables.
1
2
•
•
•
•
•
•
•
•
•
•
•
•
•
8 Levels of Equalization Settable by 3 Pins or
Through the SMBus Interface
DC-Coupled Inputs and Outputs
Optimized for Operation From 250 Mbps to
2.25 Gbps in Support of UXGA, 480 I/P, 720 I/P,
1080 I, and 1080 P With 8, 10, and 12-Bit Color
Depth Resolutions
Two DS16EV5110A Devices Support DVI/HDMI
Dual Link
DVI 1.0, and HDMI 1.3a Compatible TMDS
Interface
Clock Channel Signal Detect (LOS)
Enable for Power Savings Standby Mode
System Management Bus (SMBus) Provides
Control of Boost, Output Amplitude, Enable,
and Clock Channel Signal Detect Threshold
Low Power Consumption: 475mW (Typical)
0.13 UI Total Jitter at 1.65 Gbps Including
Cable
Single 3.3V Power Supply
Small 7mm x 7mm, 48-Pin Leadless WQFN
Package
-40°C to +85°C Operating Temperature Range
Extends TMDS Cable Reach Over:
1. > 40 Meters 24 AWG DVI Cable (1.65Gbps)
2. > 20 Meters 28 AWG DVI Cable (1.65Gbps)
3. > 20 Meters Cat5/Cat5e/Cat6 Cables
(1.65Gbps)
4. > 20 Meters 28 AWG HDMI Cables
(2.25Gbps)
APPLICATIONS
•
•
•
•
HDMI / DVI Cable Extenders
HDMI / DVI Switches
Projectors
High Definition Displays
The inputs conform to DVI and HDMI requirements
and features programmable levels of input
equalization.
The
programmable
levels
of
equalization provide optimal signal boost and reduces
inter-symbol interference. Eight levels of boost are
selectable via a pin interface or by the optional
System Management Bus.
The clock channel is optimized for clock rates of up to
225 MHz and features a signal detect circuit. To
maximize noise immunity, the DS16EV5110A
features a signal detector with programmable
thresholds. The threshold is adjustable through a
System Management Bus (SMBus) interface.
The DS16EV5110A may be used in Source
Applications, Sink Applications, or as a Repeater.
The DS16EV5110A also provides support for system
power management via output enable controls.
Additional controls are provided via the SMBus
enabling customization and optimization for specific
applications requirements. These controls include
programmable features such as output amplitude and
boost controls as well as system level diagnostics.
The DS16EV5110A is a pin-for-pin replacement to
the DS16EV5110. It features an enhanced CML
output that presents a high impedance when powered
down.
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008–2013, Texas Instruments Incorporated
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
Typical Application
5m 28 AWG DVI/HDMI Cable
DVI/HDMI Source
SER A/V
Decoder
DVI/HDMI Sink
DES/Display
Processor
DS16EV5110A
25m 28 AWG DVI/HDMI Cable
DVI/HDMI Sink
DVI/HDMI Source
SER/A/V
Decoder
DS16EV5110A
1m 28 AWG DVI/HDMI Cable
25m 28 AWG DVI/HDMI Cable
DVI/HDMI Repeater
DVI/HDMI Source
DVI/HDMI Sink
DS16EV5110A
SER/A/V
Decoder
DES/Display
Processor
DES/Display
Processor
PIN DESCRIPTIONS
Pin Name
Pin Number
I/O (1), Type
Description
HIGH SPEED DIFFERENTIAL I/O
C_IN−
C_IN+
1
2
I, CML
Inverting and non-inverting TMDS Clock inputs to the equalizer. An on-chip 50Ω terminating
resistor connects C_IN+ to VDD and C_IN- to VDD.
D_IN0−
D_IN0+
4
5
I, CML
Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50Ω terminating
resistor connects D_IN0+ to VDD and D_IN0- to VDD.
D_IN1−
D_IN1+
8
9
I, CML
Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50Ω terminating
resistor connects D_IN1+ to VDD and D_IN1- to VDD.
D_IN2−
D_IN2+
11
12
I, CML
Inverting and non-inverting TMDS Data inputs to the equalizer. An on-chip 50Ω terminating
resistor connects D_IN2+ to VDD and D_IN2- to VDD.
C_OUTC_OUT+
36
35
O, CML
Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT0−
D_OUT0+
33
32
O, CML
Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT1–
D_OUT1+
29
28
O, CML
Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
D_OUT2−
D_OUT2+
26
25
O, CML
Inverting and non-inverting TMDS outputs from the equalizer. Open collector.
Equalization Control
BST_0
BST_1
BST_2
23
14
37
I, LVCMOS
BST_0, BST_1, and BST_2 select the equalizer boost level for EQ channels. BST_0, BST_1,
and BST_2 are internally pulled Low. See Table 2.
EN
44
I, LVCMOS
Enable Equalizer input. When held High, normal operation is selected. When held Low,
standby mode is selected. EN is internally pulled High. Signal is global to all Data and Clock
channels.
FEB
21
I, LVCMOS
Force External Boost. When held High, the equalizer boost setting is controlled by the
BST_[0:2] pins. When held Low, the equalizer boost level is controlled through the SMBus
(see Table 1) control pins. FEB is internally pulled High.
SD
45
O, LVCMOS
Equalizer Clock Channel Signal Detect Output. Produces a High when signal is detected.
VDD
3, 6, 7,
10, 13,
15, 46
Power
VDD pins should be tied to the VDD plane through a low inductance path. A 0.1µF bypass
capacitor should be connected between each VDD pin to the GND planes.
GND
22, 24,
27, 30,
31, 34
GND
Ground reference. GND should be tied to a solid ground plane through a low impedance
path.
DAP
GND
The exposed pad at the center of the package must be connected to the ground plane.
Device Control
POWER
Exposed Pad
(1)
2
Note: I = Input,O = Output, IO =Input/Output,
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
PIN DESCRIPTIONS (continued)
Pin Name
Pin Number
I/O
(1)
, Type
Description
System Management Bus (SMBus) Interface Control Pins
SDA
18
SDC
17
IO, LVCMOS SMBus Data Input / Output. Internally pulled High to 3.3V with High-Z pull up.
I, LVCMOS
SMBus Clock Input. Internally pulled High to 3.3V with High-Z pull up.
CS
16
I, LVCMOS
SMBus Chip select. When held High, the equalizer SMBus register is enabled. When held
Low, the equalizer SMBus register is disabled. CS is internally pulled Low. CS is internally
gated with SDC.
Other
Reserv
19, 20, 38,
39, 40,41,
42, 43, 47,
48
Reserved. Do not connect.
Reserv
Reserv
VDD
SD
EN
Reserv
Reserv
Reserv
Reserv
Reserv
Reserv
BST_2
48
47
46
45
44
43
42
41
40
39
38
37
Connection Diagram
C_IN-
1
36
C_OUT-
C_IN+
2
35
C_OUT+
VDD
3
34
GND
D_IN0-
4
33
D_OUT0-
D_IN0+
5
32
D_OUT0+
VDD
6
31
GND
VDD
7
30
GND
D_IN1-
8
29
D_OUT1-
D_IN1+
9
28
D_OUT1+
VDD
10
27
GND
D_IN2-
11
26
D_OUT2-
D_IN2+
12
25
D_OUT2+
DAP = GND
13
14
15
16
17
18
19
20
21
22
23
24
VDD
BST_1
VDD
CS
SDC
SDA
Reserv
Reserv
FEB
GND
BST_0
GND
DS16EV5110ASQ
(Top View)
TOP VIEW — Not to Scale
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
3
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1) (2)
Supply Voltage (VDD)
-0.5V to +4.0V
LVCMOS Input Voltage
-0.5V + 4.0V
LVCMOS Output Voltage
-0.5V to 4.0V
CML Input/Output Voltage
-0.5V to 4.0V
Junction Temperature
+150°C
Storage Temperature
-65°C to +150°C
Lead Temperature (Soldering, 5 sec.)
+260°C
ESD Rating
HBM, 1.5 kΩ, 100 pF
Thermal Resistance
θJA, No Airflow
(1)
>6 kV
30°C/W
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute
Maximum Numbers are ensured for a junction temperature range of –40°C to +125°C. Models are validated to Maximum Operating
Voltages only.
If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(2)
Recommended Operating Conditions (1)
(2)
Min
Typ
Max
Units
Supply Voltage (VDD to GND)
3.0
3.3
3.6
V
Ambient Temperature
-40
25
+85
°C
(1)
Typical values represent most likely parametric norms at VDD = 3.3V, TA = 25°C, and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes.
(2)
Electrical Characteristics
Over recommended operating supply and temperature ranges unless other specified.
Symbol
Parameter
Conditions
(1) (2)
Min
Typ
Max
Units
LVCMOS DC SPECIFICATIONS
IIH-PU
High Level Input Leakage Current
LVCMOS pins with internal pull-up
resistors
-10
+10
μA
IIH-PD
High Level Input Leakage Current
LVCMOS pins with internal pulldown resistors
80
105
μA
IIL-PU
Low Level Input Leakage Current
LVCMOS pins with internal pull-up
resistors
-20
-10
μA
IIL-PD
Low Level Input Leakage Current
LVCMOS pins with internal pulldown resistors
-10
+10
μA
VIH
High Level Input Voltage
2.0
VDD
V
VIL
Low Level Input Voltage
0
0.8
V
VOH
High Level Output Voltage
SD Pin, IOH = -3mA
VOL
Low Level Output Voltage
SD Pin, IOL = 3mA
Power Dissipation
EN = High, Device Enabled
2.4
V
0.4
V
700
mW
70
mW
POWER
PD
EN = Low, Power Down Mode
(1)
(2)
4
475
Typical values represent most likely parametric norms at VDD = 3.3V, TA = 25°C, and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes.
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
Electrical Characteristics (continued)
Over recommended operating supply and temperature ranges unless other specified. (1) (2)
Symbol
N
Parameter
Supply Noise Tolerance
Conditions
(3)
Min
Typ
DC to 50MHz
Max
100
Units
mVP-P
CML INPUTS
VTX
Input Voltage Swing (Launch
Amplitude)
Measured differentially at TPA
(Figure 2)
VICMDC
Input Common-Mode Voltage
DC-Coupled Requirement
Measured at TPA (Figure 2)
VIN
Input Voltage Swing
Measured differentially at TPB
(Figure 2)
120
mVP-P
RLI
Differential Input Return Loss
100 MHz– 825 MHz, with fixture's
effect de-embedded
10
dB
RIN
Input Resistance
IN+ to VDD and IN− to VDD
45
Output Voltage Swing
Measured differentially with OUT+
and OUT− terminated by 50Ω to
VDD
800
800
1200
mVP-P
VDD-0.3
VDD-0.2
V
50
55
Ω
1200
mVP-P
CML OUTPUTS
VO
VOCM
Output common-mode Voltage
Measured Single-ended
IOFF
Output Leakage Current
VOUT = 3.6V, VDD = open or 0V
tR, tF
Transition Time
20% to 80% of differential output
voltage, measured within 1" from
output pins.
tCCSK
tD
Inter Pair Channel-to-Channel
Skew (all 4 Channels)
VDD-0.3
VDD-0.2
V
±1
75
µA
240
Difference in 50% crossing
between shortest and longest
channels
Latency
ps
25
ps
350
ps
OUTPUT JITTER
TJ1
Total Jitter at 1.65 Gbps
TJ2
Total Jitter at 2.25 Gbps
20m 28 AWG STP DVI Cable
Data Paths
EQ Setting 0x04 PRBS7 (4) (5)
20m 28 AWG STP DVI Cable
Data Paths
EQ Setting 0x04 PRBS7 (4) (5)
TJ3
Total Jitter at 165 MHz
Clock Paths
Clock Pattern (4)
(5) (6)
TJ4
Total Jitter at 225 MHz
Clock Paths
Clock Pattern (4)
(5) (6)
RJ
0.13
(6)
0.17
0.2
(6)
UIP-P
0.165
(6) (7)
UIP-P
UIP-P
0.165
UIP-P
3
psrms
Random Jitter
See
FCLK
Clock Frequency
Clock Path (4)
25
225
MHz
BR
Bit Rate
Data Path (4)
0.25
2.25
Gbps
BIT RATE
(3)
(4)
(5)
(6)
(7)
Allowed supply noise (mVP-P sine wave) under typical conditions.
Specification is ensured by characterization and is not tested in production.
Deterministic jitter is measured at the differential outputs (TPC of Figure 2), minus the deterministic jitter before the test channel (TPA of
Figure 2). Random jitter is removed through the use of averaging or similar means.
Total Jitter is defined as peak-to-peak deterministic jitter from () + 14.2 times random jitter in psrms.
Random jitter contributed by the equalizer is defined as sq rt (JOUT2 − JIN2). JOUT is the random jitter at equalizer outputs in psrms, see
TPC of Figure 2; JIN is the random jitter at the input of the equalizer in psrms, see TPA of Figure 2.
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
5
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
Electrical Characteristics — System Management Bus Interface
(1) (2)
Over recommended operating supply and temperature ranges unless other specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
0.8
V
VDD
V
System Bus Interface — DC Specifications
VIL
Data, Clock Input Low Voltage
VIH
Data, Clock Input High Voltage
IPULLUP
Current through pull-up resistor or
current source
VDD
Nominal Bus Voltage
ILEAK-Bus
Input Leakage per bus segment
ILEAK-Pin
Input Leakage per device pin
CI
Capacitance for SDA and SDC
(3) (4)
RTERM
Termination Resistance
VDD3.3,
2.8
VOL = 0.4V
(3)
10
mA
3.0
3.6
V
-200
+200
µA
-15
µA
10
(3) (4) (5)
pF
Ω
1000
System Bus Interface Timing Specification
(6)
FSMB
Bus Operating Frequency
TBUF
Bus Free Time Between Stop and
Start Condition
TSU:CS
Minimum time between SMB_CS
being active and start condition
(7)
TH:CS
Minimum time between stop
condition and releasing SMB_CS
(7)
THD:STA
Hold Time After (Repeated) Start
Condition. First CLK generated
after this period.
10
100
kHz
4.7
µs
30
ns
100
ns
4.0
µs
4.7
µs
At IPULLUP, Max
TSU:STA
Repeated Start Condition Setup
Time
TSU:STO
Stop Condition Setup Time
4.0
µs
THD:DAT
Data Hold Time
300
ns
TSU:DAT
Data Setup Time
TTIMEOUT
Detect Clock Low Timeout
TLOW
Clock Low Period
250
(6)
THIGH
Clock High Period
TLOW:SEXT
Cumulative Clock Low Extend Time
(Slave Device)
(6)
tF
Clock/Data Fall Time
tR
tPOR
(2)
(3)
(4)
(5)
(6)
(7)
6
ns
35
4.7
(6)
(1)
25
4.0
ms
µs
50
µs
2
ms
(6)
300
ns
Clock/Data Rise Time
(6)
1000
ns
Time in which a device must be
operational after power-on reset
(6)
500
ms
Typical values represent most likely parametric norms at VDD = 3.3V, TA = 25°C, and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes.
Recommended value. Parameter not tested in production.
Recommended maximum capacitance load per bus segment is 400pF.
Maximum termination voltage should be identical to the device supply voltage.
Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1
SMBus common AC specifications for details.
Specification is ensured by characterization and is not tested in production.
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
TIMING DIAGRAMS
SMB_CS
tSU:CS
tLOW
tH:CS
tHIGH
tR
SCK
tHD:STA
tBUF
tHD:DAT
tF
tSU:STA
tSU:STO
tSU:DAT
SDA
SP
ST
SP
ST
Figure 1. SMBus Timing Diagram
VDD
Coax
Data0-
Coax
Data0+
Coax
Data1-
Coax
Data1+
Coax
RLoad
SMA
SMA
SMA
VDD
RLoad
SMA
SMA
SMA
28 AWG
DVI/HDMI
Cable
RLoad
VDD
RLoad
RLoad
SMA
SMA
Coax
RLoad
Coax
Data2+
Coax
RLoad
SMA
Coax
VDD
RLoad
Coax
Coax
VDD
RLoad
SMA
SMA
SMA
TPA
RLoad
Coax
VDD
Data2-
RLoad
VDD
RLoad
SMA
SMA
SMA
RLoad
Coax
Jitter Test
Instrument
Clk+
RLoad
SMA
DS16EV5110A
Coax
SMA to HDMI
Adapter
Clk-
SMA to HDMI
Adapter
Pattern
Generator
100 mVPP Differential
VDD
TPB
RLoad
RLoad
Coax
Coax
TPC
TPD
Figure 2. Test Setup Diagram for Jitter Measurement
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
7
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
SYSTEM MANAGEMENT BUS (SMBUS) AND CONFIGURATION REGISTERS
The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. The use of the
Chip Select signal is required. Holding the CS pin High enables the SMBus port allowing access to the
configuration registers. Holding the CS pin Low disables the device's SMBus allowing communication from the
host to other slave devices on the bus. In the STANDBY state, the System Management Bus remains active.
When communication to other devices on the SMBus is active, the CS signal for the DS16EV5110As must be
driven Low.
The address byte for all DS16EV5110As is AC'h. Based on the SMBus 2.0 specification, the DS16EV5110A has
a 7-bit slave address of 1010110'b. The LSB is set to 0'b (for a WRITE), thus the 8-bit value is 1010 1100 'b or
AC'h.
The SDC and SDA pins are 3.3V LVCMOS signaling and include high-Z internal pull up resistors. External low
impedance pull up resistors maybe required depending upon SMBus loading and speed. Note, these pins are not
5V tolerant.
Transfer of Data via the SMBus
During normal operation the data on SDA must be stable during the time when SDC is High.
There are three unique states for the SMBus:
START: A High-to-Low transition on SDA while SDC is High indicates a message START condition.
STOP: A Low-to-High transition on SDA while SDC is High indicates a message STOP condition.
IDLE: If SDC and SDA are both High for a time exceeding tBUF from the last detected STOP condition or if they
are High for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state.
SMBus Transactions
The device supports WRITE and READ transactions. See Table 1 for register address, type (Read/Write, Read
Only), default value and function information.
Writing a Register
To
1.
2.
3.
4.
5.
6.
7.
8.
9.
write a register, the following protocol is used (see SMBus 2.0 specification).
The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High.
The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE.
The Device (Slave) drives the ACK bit (“0”).
The Host drives the 8-bit Register Address.
The Device drives an ACK bit (“0”).
The Host drive the 8-bit data byte.
The Device drives an ACK bit (“0”).
The Host drives a STOP condition.
The Host de-selects the device by driving its SMBus CS signal Low.
The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may
now occur.
Reading a Register
To
1.
2.
3.
4.
5.
6.
7.
8.
8
read a register, the following protocol is used (see SMBus 2.0 specification).
The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High.
The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE.
The Device (Slave) drives the ACK bit (“0”).
The Host drives the 8-bit Register Address.
The Device drives an ACK bit (“0”).
The Host drives a START condition.
The Host drives the 7-bit SMBus Address, and a “1” indicating a READ.
The Device drives an ACK bit “0”.
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
9. The Device drives the 8-bit data value (register contents).
10. The Host drives a NACK bit “1”indicating end of the READ transfer.
11. The Host drives a STOP condition.
12. The Host de-selects the device by driving its SMBus CS signal Low.
The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now
occur.
Please see Table 1 for more information.
Table 1. SMBus Register Descriptions
Name
Address
Default Type (1)
Bit 7
Status
0x00
0x00
RO
ID Revision
Status
0x01
0x00
RO
Reserved
Status
0x02
0x00
RO
Internal
Enable/
Individual
Channel
Boost
Control
for
C_IN±,
D_IN0±
0x03
0x77
RW
Individual
Channel
Boost
Control
for
D_IN1±,
D_IN2±
0x04
0x77
Signal
Detect ON
(SD_ON)
0x05
0x00
Bit 6
Bit 2
Bit 1
Bit 0
Reserved
Reserved
Reserve
d
SD
Boost 1
EN
Reserved
Reserved
Boost 3
Reserved
Boost 2
EN (Int.)
0:Enable
1:Disable
(D_IN0±)
Boost Control
(BC for CH0)
000 (Min Boost)
001
010
011
100
101
110
111 (Max Boost)
EN (Int.)
0:Enable
1:Disable
(C_IN±)
Reserved
RW
EN (Int.)
0:Enable
1:Disable
(D_IN2±)
Boost Control
(BC for CH2)
000 (Min Boost)
001
010
011
100
101
110
111 (Max Boost)
EN (Int.)
0:Enable
1:Disable
(D_IN1±)
Boost Control
(BC for CH1)
000 (Min Boost)
001
010
011
100
101
110
111 (Max Boost)
RW
Reserved
Threshold (mV)
00:
01:
10:
11:
Signal
0x06
Detect OFF
(SD_OFF)
0x00
SMBus
orCMOS
Control for
EN
0x07
0x00
RW
Reserved
Output
Level
0x08
0x78
RW
Reserved
(1)
Bit 5 Bit 4 Bit 3
RW
Reserved
70 (Default)
55
90
75
Threshold (mV)
00:
01:
10:
11:
40 (Default)
30
55
45
SMBus
Enable
0: Disable
1: Enable
Output Level:
00: 540 mVp-p
01: 770 mVp-p
10: 1000 mVp-p
11: 1200 mVp-p
Reserved
Note: RO = Read Only, RW = Read/Write
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
9
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
DS16EV5110A DEVICE DESCRIPTION
The DS16EV5110A video equalizer comprises three data channels, a clock channel, and a control interface
including a Systeml Management Bus (SMBus) port.
DATA CHANNELS
The DS16EV5110A provides three data channels. Each data channel consists of an equalizer stage, a limiting
amplifier, a DC offset correction block, and a TMDS driver as shown in Figure 3.
EQUALIZER BOOST CONTROL
The data channel equalizers support eight programmable levels of equalization boost. The state of the FEB pin
determines how the boost settings are controlled. If the FEB pin is held High, then the equalizer boost setting is
controlled by the Boost Set pins (BST_[0:2]) in accordance with Table 2. If this programming method is chosen,
then the boost setting selected on the Boost Set pins is applied to all three data channels. When the FEB pin is
held Low, the equalizer boost level is controlled through the SMBus. This programming method is accessed via
the appropriate SMBus registers (see Table 1). Using this approach, equalizer boost settings can be
programmed for each channel individually. FEB is internally pulled High (default setting); therefore if left
unconnected, the boost settings are controlled by the Boost Set pins (BST_[0:2]). The range of boost settings
provided enables the DS16EV5110A to address a wide range of transmission line path loss scenarios, enabling
support for a variety of data rates and formats.
Table 2. EQ Boost Control Table
Control Via SMBus
BC_2, BC_1, BC_0
(FEB = 0)
Control Via Pins
BST_2, BST_1,
BST_0
(FEB = 1)
EQ Boost Setting at
825 MHz (dB)
(TYP)
000
000
9
001
001
14
010
010
18
011
011
21
100
100
24
101
101
26
110
110
28
111
111
30
DEVICE STATE AND ENABLE CONTROL
The DS16EV5110A has an Enable feature which provides the ability to control device power consumption. This
feature can be controlled either via the Enable Pin (EN Pin) or via the Enable Control Bit which is accessed
through the SMBus port (see Table 1 and Table 3). If Enable is activated, the data channels and clock channel
are placed in the ACTIVE state and all device blocks function as described. The DS16EV5110A can also be
placed in STANDBY mode to save power. In this mode only the control interface including the SMBus port as
well as the clock channel signal detection circuit remain active.
Table 3. Enable and Device State Control
10
Register 07[0]
(SMBus)
EN Pin
(CMOS)
Register 03[3] (EN
Control)
(SMBus)
0 : Disable
1
X
ACTIVE
0 : Disable
0
X
STANDBY
1 : Enable
X
0
ACTIVE
1 : Enable
X
1
STANDBY
Submit Documentation Feedback
Device State
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
CLOCK CHANNEL
The clock channel incorporates a limiting amplifier, a DC offset correction, and a TMDS driver as shown in
Figure 4.
CLOCK CHANNEL SIGNAL DETECT
The DS16EV5110A features a signal detect circuit on the clock channel. The status of the clock signal can be
determined by either reading the Signal Detect bit (SD) in the SMBus registers (see Table 1) or by the state of
the SD pin. A logic High indicates the presence of a signal that has exceeded a specified threshold value (called
SD_ON). A logic Low means that the clock signal has fallen below a threshold value (called SD_OFF). These
values are programmed via the SMBus (Table 1). If not programmed via the SMBus, the thresholds take on the
default values for the SD_OFF and SD_ON values as indicated in Table 4. The Signal Detect threshold values
can be changed through the SMBus. All threshold values specified are DC peak-to-peak differential signals
(positive signal minus negative signal) at the input of the device.
Table 4. Clock Channel Signal Detect Threshold
Values
Bit 1
Bit 0
SD_OFF Threshold
Register 06 (mV)
SD_ON Threshold
Register 05 (mV)
0
0
40 (Default)
70 (Default)
0
1
30
55
1
0
55
90
1
1
45
75
Data Channel
(0-2)
D_IN+
D_IN-
DC Offset Correction
Limiting
Amplifier
Equalizer
Input
Termination
BST
CNTL
EN
EN
D_OUT+
D_OUT-
EN
EN
BST_0 : BST_2
3
3
3
SMBus Reg.
REG7[0]
Boost Setting
SMBus Reg.
REG3[7],
REG4[7],
REG4[3]
SMBus Register
FEB
Figure 3. DS16EV5110A Data Channel
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
11
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
Clock
Channel
C_IN+
C_IN-
DC Offset Correction
Limiting
Amplifier
Input
Termination
C_OUT+
C_OUT-
EN
EN
EN
Signal Detect Thresh.
Signal Detect
SMBus Register
SMBus Register
SMBus
REG7[0]
SMBus
REG3[3]
SD
Figure 4. DS16EV5110A Clock Channel
OUTPUT LEVEL CONTROL
The output amplitude of the TMDS drivers for both the data channels and the clock channel can be controlled via
the SMBus (see Table 1). The default output level is 1000mV p-p. The following Table presents the output level
values supported:
Table 5. Output Level Control Settings – REG
0x08[3:2]
Bit 3
Bit 2
Output Level (mV)
0
0
540
0
1
770
1
0
1000 (default)
1
1
1200
AUTOMATIC ENABLE FEATURE
It may be desired for the DS16EV5110A to be configured to automatically enter STANDBY mode if no clock
signal is present. STANDBY mode can be implemented by connecting the Signal Detect (SD) pin to the external
(LVCMOS) Enable (EN) pin. In order for this option to function properly, REG07[0] should be set to a “0” (default
value). If the clock signal applied to the clock channel input swings above the SD_ON threshold specified in the
threshold register via the SMBus, then the SD pin is asserted High. If the SD pin is connected to the EN pin, this
will enable the equalizer, limiting amplifier, and output buffer on the data channels and the limiting amplifier and
output buffer on the clock channel; thus the DS16EV5110A will automatically enter the ACTIVE state. If the clock
signal present falls below SD_OFF threshold specified in the threshold register, then the SD pin will be asserted
Low, causing the aforementioned blocks to be placed in the STANDBY state.
12
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
APPLICATION INFORMATION
The DS16EV5110A is used to recondition DVI/HDMI video signals or differential signals with similar
characteristics for signal loss and degradation due to transmission through a length of shielded or unshielded
cable. The DS16EV5110A maybe used on the Source or Sink side of the application or as a Repeater (Sink and
Source).
In the Source Side application the DS16EV5110A is located near the Serializer and conditions the signal for
losses due to internal cabling or FR4 losses (backplane). The signal is then re-driven at full amplitude and
reduced jitter over the external cable interconnect.
5m 28 AWG DVI/HDMI Cable
DVI/HDMI Source
SER/A/V
Decoder
DVI/HDMI Sink
DES/Display
Processor
DS16EV5110A
Figure 5. DS16EV5110A Source-Side Application
In the Sink Side application the DS16EV5110A is located next to the Deserializer and post-conditions the signal
for losses incurred over the cable interconnect.
DVI/HDMI Sink
(e.g. HDTV)
20m 28 AWG DVI/HDMI Cable
DVI/HDMI Source
(e.g. DVD Player)
DES/Display
Controller
DS16EV5110A
Figure 6. DS16EV5110A Sink-Side Application
The DS16EV5110A may be used in repeater type application as shown in Figure 7 . The cable on the output of
the repeater tends to be shorter and may be a dongle type application. The input of the repeater recovers the
signal after transmission over a long cable interconnect.
DVI/HDMI
DVD
Player
20m DVI/HDMI
Cable
DVI/HDMI
Extender
HDTV
DVI/HDMI Extender
Clock IN +/-
Clock OUT +/-
Data 0 IN +/-
Data 0 OUT +/-
Data 1 IN +/-
DS16EV5110A
Data 1 OUT +/-
Data 2 IN +/-
DS16EV5110
Data 2 OUT +/-
To HDTV
20m DVI/HDMI
Cable
Figure 7. DS16EV5110A Repeater Application with CAT 5 Cable
In general, the use of multiple equalizers is not recommended due to accumulation of random jitter.
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
13
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
DVI 1.0 AND HDMI V1.2a APPLICATIONS
A single DS16EV5110A can be used to implement cable extension solutions with various resolutions and screen
refresh rates. The range of digital serial rates supported is between 250 Mbps and 1.65 Gbps. For applications
requiring ultra-high resolution for DVI applications (e.g., QXGA and WQXGA), a “dual link” TMDS interface is
required. This is easily configured by using two DS16EV5110A devices as shown in Figure 8.
Note the recommended connections between LVCMOS control pins. This provides the Automatic Enable feature
for both devices based on the one active clock channel. In many applications the SMBus is not required (device
is pin controlled), for this application simply leave the three SMBus pins open. SDC and SDA are internally pulled
High, and CS is internally pulled Low, thus the SMBus is in the disabled state.
D0
D0
D1
D1
DS16EV5110A
D2
CLK
D2
CS
SD
CLK
EN
EN
D3
SD
CS
D3
D4
D4
DS16EV5110A
D5
D5
CLK
CLK
Figure 8. Connection in Dual Link Application
HDMI V1.3 APPLICATION
The DS16EV5110A can reliably extend operation to distances greater than 20 meters of 28 AWG HDMI cable at
2.25 Gbps, thereby supporting HDMI v1.3 for 1080p HDTV resolution with 12-bit color depth. Please note that
the Electrical Characteristics specified in this document have not been tested for and are not ensured for 2.25
Gbps operation.
DC COUPLED DATA PATHS AND DVI/HDMI COMPLIANCE
The DS16EV5110A is designed to support TMDS differential pairs with DC coupled transmission lines. It
contains integrated termination resistors (50Ω), pulled up to VDD at the input stage, and open collector outputs
for DVI / HDMI for signal swing.
CABLE SELECTION
At higher frequencies, longer cable lengths produce greater losses due to the skin effect. The quality of the cable
with respect to conductor wire gauge and shielding heavily influences performance. Thicker conductors have
lower signal degradation per unit length. In nearly all applications, the DS16EV5110A equalization can be set to
0x04, and equalize up to 22 dB skin effect loss for all input cable configurations at all data rates, without
degrading signal integrity.
28 AWG STP DVI / HDMI CABLES RECOMMENDED BOOST SETTINGS
The following table presents the recommended boost control settings for various data rates and cable lengths for
28 AWG DVI/HDMI compliant configurations. Boost setting maybe done via the three BST[2:0] pins or via the
respective register values.
14
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
Table 6. Boost Control Setting for STP Cables
Setting
Data Rate
28 AWG DVI / HDMI
0x04
750 Mbps
0–25m
0x04
1.65 Gbps
0–20m
0x06
750 Mbps
25m to greater than 30m
0x06
1.65 Gbps
20m to greater than 25m
0x03
2.25 Gbps
0–15m
0x06
2.25 Gbps
15m to greater than 20m
Figure 9 shows the cable extension and jitter reduction obtained with the use of the equalizer. Table 6 lists the
various gain settings used versus cable length recommendations.
0.5
2.25 Gbps
TOTAL JITTER (UI)
0.4
1.65 Gbps
Unequalized
0.3
0.75 Gbps
0.2
0.25 Gbps
0.1
0
Equalized
0
5
10
15
20
25
30
35
28 AWG DVI/HDMI CABLE LENGTH (m)
Figure 9. Equalized vs. Unequalized Jitter Performance Over 28 AWG DVI/HDMI Cable
UTP (UNSHIELDED TWIST PAIRS) CABLES
The DS16EV5110A can be used to extend the length of UTP cables, such as Cat5, Cat5e and Cat6 to distances
greater than 20 meters at 1.65 Gbps with < 0.13 UI of jitter. Please note that for non-standard DVI/HDMI cables,
the user must ensure the clock-to-data channel skew requirements are met. Table 7 presents the recommended
boost control settings for various data rates and cable lengths for UTP configurations:
Table 7. Boost Control Setting for UTP Cables
Setting
Data Rate
Cat5 Cable
0x03
750 Mbps
0–25m
0x06
750 Mbps
25–45m
0x03
1.65 Gbps
Greater than 20m
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
15
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
Figure 10 shows the cable extension and jitter reduction obtained with the use of the equalizer. Table 7 lists the
various gain settings used versus cable length recommendations.
0.5
1.65 Gbps
TOTAL JITTER (UI)
0.4
1.30 Gbps
0.75 Gbps
0.3
Unequalized
0.2
0.1
Equalized
0
0
5
10
15
20
25
30
35
40
CAT 5 CABLE LENGTH (m)
Figure 10. Equalized vs. Unequalized Jitter Performance Over Cat5 Cable
General Recommendations
The DS16EV5110A is a high performance circuit capable of delivering excellent performance. Careful attention
must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer
to the LVDS Owner’s Manual for more detailed information on high-speed design tips as well as many other
available resources available addressing signal integrity design issues.
PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS
The TMDS differential inputs and outputs must have a controlled differential impedance of 100Ω. It is preferable
to route TMDS lines exclusively on one layer of the board, particularly for the input traces. The use of vias should
be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for
each side of a given differential pair. Route the TMDS signals away from other signals and noise sources on the
printed circuit board. All traces of TMDS differential inputs and outputs must be equal in length to minimize intrapair skew.
WQFN FOOTPRINT RECOMMENDATIONS
See application note AN-1187 (SNOA401) for additional information on WQFN packages footprint and soldering
information.
POWER SUPPLY BYPASSING
Two approaches are recommended to ensure that the DS16EV5110A is provided with an adequate power
supply. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent
layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and
GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply
bypassing through the proper use of bypass capacitors is required. A 0.1µF bypass capacitor should be
connected to each VDD pin such that the capacitor is placed as close as possible to the DS16EV5110A. Smaller
body size capacitors can help facilitate proper component placement. Additionally, three capacitors with
capacitance in the range of 2.2µF to 10µF should be incorporated in the power supply bypassing design as well.
These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible
to the DS16EV5110A.
EQUIVALENT I/O STRUCTURES
Figure 11 shows the DS16EV5110A CML output structure and ESD protection circuitry.
Figure 12 shows the DS16EV5110A CML input structure and ESD protection circuitry.
16
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
OUT+
OUT-
Figure 11. Equivalent CML Output Structure
VDD
50:
50:
IN+
IN-
Figure 12. Equivalent CML Input Structure
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
17
DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics
Figure 13. Un-Equalized vs. Equalized Signal after 25m of 28 AWG DVI Cable at 1.65 Gbps (0x06 Setting)
18
Figure 14. Output Signal after 20m of Cat5 Cable at
1.65 Gbps (0x06 Setting)
Figure 15. Output Signal after 30m of 28 AWG DVI Cable at
750 Mbps (0x06 Setting)
Figure 16. Output Signal after 0.3m of 28 AWG DVI Cable at
1.65 Gbps (0x04 Setting)
Figure 17. Output Signal after 20m of 28 AWG HDMI Cable
at 2.25 Gbps (0x06 Setting)
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
DS16EV5110A
www.ti.com
SNLS301C – JULY 2008 – REVISED APRIL 2013
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C
•
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 18
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A
19
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
DS16EV5110ASQ/NOPB
ACTIVE
WQFN
NJU
48
1000
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
D16EV511A
DS16EV5110ASQE/NOPB
ACTIVE
WQFN
NJU
48
250
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
D16EV511A
DS16EV5110ASQX/NOPB
ACTIVE
WQFN
NJU
48
2500
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
D16EV511A
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
