DS90C031BTMX/NOPB

DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 DS90C031B LVDS Quad CMOS Differential Line Driver Check for Samples: DS90C031B FEATURES DESCRIPTION • • • • • • • • The DS90C031B is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology. 1 2 • • • >155.5 Mbps (77.7 MHz) switching rates High impedance LVDS outputs with power-off ±350 mV differential signaling Ultra low power dissipation 400 ps maximum differential skew (5V, 25°C) 3.5 ns maximum propagation delay Industrial operating temperature range Pin compatible with DS26C31, MB571 (PECL) and 41LG (PECL) Conforms to ANSI/TIA/EIA-644 LVDS standard Offered in narrow body SOIC package Fail-safe logic for floating inputs The DS90C031B accepts TTL/CMOS input levels and translates them to low voltage (350 mV) differential output signals. In addition the driver supports a TRISTATE function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state of 11 mW typical. In addition, the DS90C031B provides power-off high impedance LVDS outputs. This feature assures minimal loading effect on the LVDS bus lines when VCC is not present. The DS90C031B and companion line receiver (DS90C032B) provide a new alternative to high power pseudo-ECL devices for high speed point-topoint interface applications. Connection Diagram Functional Diagram Figure 1. Dual-In-Line See Package Number D (R-PDSO-G16) 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1999–2013, Texas Instruments Incorporated DS90C031B SNLS051B – MARCH 1999 – REVISED MARCH 2013 www.ti.com Driver Truth Table Enables Input Outputs EN EN* DIN DOUT+ L H X Z Z L L H H H L All other combinations of ENABLE inputs DOUT− These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) −0.3V to +6V Supply Voltage (VCC) Input Voltage (DIN) −0.3V to (VCC + 0.3V) Enable Input Voltage (EN, EN*) −0.3V to (VCC + 0.3V) −0.3V to +5.8V Output Voltage (DOUT+, DOUT−) Short Circuit Duration (DOUT+, DOUT−) Continuous Maximum Package Power Dissipation at +25°C 1068 mW Derate Power Dissipation 8.5 mW/°C above +25°C −65°C to +150°C Storage Temperature Range Lead Temperature Range, Soldering (4 seconds) +260°C Maximum Junction Temperature +150°C ESD Rating ≥ 2kV HBM, 1.5 kΩ, 100 pF EIAJ, 0 Ω, 200 pF (1) ≥ 250V “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation. Recommended Operating Conditions Min Typ Max Supply Voltage (VCC) +4.5 +5.0 +5.5 V Operating Free Air Temperature (TA) −40 +25 +85 °C 2 Submit Documentation Feedback Units Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 Electrical Characteristics Over supply voltage and operating temperature ranges, unless otherwise specified. Symbol Parameter Test Conditions VOD1 Differential Output Voltage ΔVOD1 Change in Magnitude of VOD1 for Complementary Output States VOS Offset Voltage ΔVOS Change in Magnitude of VOS for Complementary Output States VOH Output Voltage High VOL Output Voltage Low VIH Input Voltage High VIL Input Voltage Low II Input Current VIN = VCC, GND, 2.5V or 0.4V VCL Input Clamp Voltage ICL = −18 mA IOS Output Short Circuit Current VOUT = 0V (3) IOZ Output TRI-STATE Current EN = 0.8V and EN* = 2.0V, VOUT = 0V or VCC IOFF Power - Off Leakage VO = 0V or 2.4V, VCC = 0V or Open ICC No Load Supply Current Drivers Enabled DIN = VCC or GND ICCL ICCZ (1) (2) (3) RL = 100Ω (Figure 2) (1) (2) Pin Min Typ Max DOUT−, DOUT+ 250 345 450 mV 4 35 |mV| 1.25 1.35 V 5 25 |mV| 1.41 1.60 V 1.10 RL = 100Ω 0.90 DIN, EN, EN* DOUT−, DOUT+ 1.07 Units V 2.0 VCC GND 0.8 V +10 μA −3.5 −5.0 mA ±1 +10 μA −10 ±1 −1.5 −0.8 −10 −10 V V ±1 +10 μA 1.7 3.0 mA DIN = 2.5V or 0.4V 4.0 6.5 mA Loaded Supply Current Drivers Enabled RL = 100Ω (all channels), VIN = VCC or GND (all inputs) 15.4 21.0 mA No Load Supply Current Drivers Disabled DIN = VCC or GND, EN = GND, EN* = VCC 2.2 4.0 mA VCC Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: VOD1 and ΔVOD1. All typicals are given for: VCC = +5.0V, TA = +25°C. Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only. Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B 3 DS90C031B SNLS051B – MARCH 1999 – REVISED MARCH 2013 www.ti.com Switching Characteristics VCC = +5.0V, TA = +25°C (1) (2) (3) Symbol Parameter Conditions Typ Max Units 1.0 2.0 3.0 ns 1.0 2.1 3.0 ns 0 80 400 ps 0 300 600 ps tPHLD Differential Propagation Delay High to Low tPLHD Differential Propagation Delay Low to High tSKD Differential Skew |tPHLD – tPLHD| tSK1 Channel-to-Channel Skew tTLH Rise Time 0.35 1.5 ns tTHL Fall Time 0.35 1.5 ns tPHZ Disable Time High to Z 2.5 10 ns tPLZ Disable Time Low to Z 2.5 10 ns tPZH Enable Time Z to High 2.5 10 ns tPZL Enable Time Z to Low 2.5 10 ns (1) (2) (3) (4) RL = 100Ω, CL = 5 pF (Figure 3 and Figure 4) Min (4) RL = 100Ω, CL = 5 pF (Figure 5 and Figure 6) All typicals are given for: VCC = +5.0V, TA = +25°C. Generator waveform for all tests unless otherwise specified: f = 1 MHz, ZO = 50Ω, tr ≤ 6 ns, and tf ≤ 6 ns. CL includes probe and jig capacitance. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs. Switching Characteristics VCC = +5.0V ± 10%, TA = −40°C to +85°C Symbol (1) (2) (3) Parameter Conditions tPHLD Differential Propagation Delay High to Low tPLHD Differential Propagation Delay Low to High tSKD Differential Skew |tPHLD – tPLHD| tSK1 Channel-to-Channel Skew RL = 100Ω, CL = 5 pF (Figure 3 and Figure 4) (4) Min Typ Max Units 0.5 2.0 3.5 ns 0.5 2.1 3.5 ns 0 80 900 ps 0 0.3 1.0 ns (5) tSK2 Chip to Chip Skew 3.0 ns tTLH Rise Time 0.35 2.0 ns tTHL Fall Time 0.35 2.0 ns tPHZ Disable Time High to Z 2.5 15 ns tPLZ Disable Time Low to Z 2.5 15 ns tPZH Enable Time Z to High 2.5 15 ns tPZL Enable Time Z to Low 2.5 15 ns (1) (2) (3) (4) (5) 4 RL = 100Ω, CL = 5 pF (Figure 5 and Figure 6) All typicals are given for: VCC = +5.0V, TA = +25°C. Generator waveform for all tests unless otherwise specified: f = 1 MHz, ZO = 50Ω, tr ≤ 6 ns, and tf ≤ 6 ns. CL includes probe and jig capacitance. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays. Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 PARAMETER MEASUREMENT INFORMATION Figure 2. Driver VOD and VOS Test Circuit Figure 3. Driver Propagation Delay and Transition Time Test Circuit Figure 4. Driver Propagation Delay and Transition Time Waveforms Figure 5. Driver TRI-STATE Delay Test Circuit Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B 5 DS90C031B SNLS051B – MARCH 1999 – REVISED MARCH 2013 www.ti.com PARAMETER MEASUREMENT INFORMATION (continued) Figure 6. Driver TRI-STATE Delay Waveform Typical Application Figure 7. Point-to-Point Application 6 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 APPLICATIONS INFORMATION LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 7. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of 100Ω. A termination resistor of 100Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account. The DS90C031B differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The typical output current is a mere 3.4 mA with a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 7. AC or unterminated configurations are not allowed. The 3.4 mA loop current will develop a differential voltage of 340 mV across the 100Ω termination resistor which the receiver detects with a 240 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340 mV – 100 mV = 240 mV). The signal is centered around +1.2V (Driver Offset, VOS) with respect to ground as shown in Figure 8. Note that the steady-state voltage (VSS) peak-to-peak swing is twice the differential voltage (VOD) and is typically 680 mV. The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers. The fail-safe circuitry guarantees that the outputs are enabled and at a logic "0" (the true output is low and the complement output is high) when the inputs are floating. The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required. The footprint of the DS90C031B is the same as the industry standard 26LS31 Quad Differential (RS-422) Driver. The DS90C031B is electrically similar to the DS90C031, but differs by supporting high impedance LVDS outputs under power-off condition. This allows for multiple or redundant drivers to be used in certain applications. The DS90C031B is offered in a space saving narrow SOIC (150 mil.) package. For additional LVDS application information, see TI's LVDS Owner's Manual available through TI's website http://www.ti.com/lsds/ti/analog/interface.page. Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B 7 DS90C031B SNLS051B – MARCH 1999 – REVISED MARCH 2013 www.ti.com Figure 8. Driver Output Levels Pin Descriptions 8 Pin No. Name 1, 7, 9, 15 DIN Description 2, 6, 10, 14 DOUT+ Non-inverting driver output pin, LVDS levels 3, 5, 11, 13 DOUT− Inverting driver output pin, LVDS levels Driver input pin, TTL/CMOS compatible 4 EN Active high enable pin, OR-ed with EN* 12 EN* Active low enable pin, OR-ed with EN 16 VCC Power supply pin, +5V ± 10% 8 GND Ground pin Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 TYPICAL PERFORMANCE CHARACTERISTICS Power Supply Current vs Power Supply Voltage Power Supply Current vs Temperature Figure 9. Figure 10. Power Supply Current vs Power Supply Voltage Power Supply Current vs Temperature Figure 11. Figure 12. Output Short Circuit Current vs Power Supply Voltage IOS ± Output Short Circuit Current (mA) Output TRI-STATE Current vs Power Supply Voltage ±3 TA = 25 °C VIN = 0V or 5V VOUT = 0V ±3.2 ±3.4 ±3.6 ±3.8 ±4 4.5 4.75 5 5.25 5.5 VCC ± Power Supply Voltage (V) Figure 13. Figure 14. Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B 9 DS90C031B SNLS051B – MARCH 1999 – REVISED MARCH 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) 10 Differential Output Voltage vs Power Supply Voltage Differential Output Voltage vs Ambient Temperature Figure 15. Figure 16. Output Voltage High vs Power Supply Voltage Output Voltage High vs Ambient Temperature Figure 17. Figure 18. Output Voltage Low vs Power Supply Voltage Output Voltage Low vs Ambient Temperature Figure 19. Figure 20. Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Offset Voltage vs Power Supply Voltage Offset Voltage vs Ambient Temperature Figure 21. Figure 22. Power Supply Current vs Frequency Power Supply Current vs Frequency Figure 23. Figure 24. Differential Output Voltage vs Load Resistor Differential Propagation Delay vs Power Supply Voltage Figure 25. Figure 26. Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B 11 DS90C031B SNLS051B – MARCH 1999 – REVISED MARCH 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Differential Propagation Delay vs Ambient Temperature Differential Skew vs Power Supply Voltage Figure 27. Figure 28. Differential Skew vs Ambient Temperature Differential Transition Time vs Power Supply Voltage Figure 29. Figure 30. Differential Transition Time vs Ambient Temperature Figure 31. 12 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B DS90C031B www.ti.com SNLS051B – MARCH 1999 – REVISED MARCH 2013 REVISION HISTORY Changes from Revision A (March 2013) to Revision B • Page Changed layout of National Data Sheet to TI format .......................................................................................................... 12 Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated Product Folder Links: DS90C031B 13 PACKAGE OPTION ADDENDUM www.ti.com 26-May-2023 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) (3) Device Marking Samples (4/5) (6) DS90C031BTM NRND SOIC D 16 48 Non-RoHS & Green Call TI Level-1-235C-UNLIM -40 to 85 DS90C031BTM DS90C031BTM/NOPB ACTIVE SOIC D 16 48 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 DS90C031BTM Samples DS90C031BTMX/NOPB ACTIVE SOIC D 16 2500 RoHS & Green SN Level-1-260C-UNLIM -40 to 85 DS90C031BTM Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of