Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
DS90CF3x6 3.3-V LVDS Receiver 24-Bit Or 18-Bit Flat Panel Display (FPD) Link, 85 MHz
1 Features
3 Description
•
•
The DS90CF386 receiver converts four LVDS (Low
Voltage Differential Signaling) data streams back into
parallel 28 bits of LVCMOS data. Also available is the
DS90CF366 receiver that converts three LVDS data
streams back into parallel 21 bits of LVCMOS data.
The outputs of both receivers strobe on the falling
edge. A rising edge or falling edge strobe transmitter
will interoperate with a falling edge strobe receiver
without any translation logic.
1
•
•
•
•
•
•
•
20-MHz to 85-MHz Shift Clock Support
Rx Power Consumption 700 V (EIAJ)
Supports VGA, SVGA, XGA, and Single Pixel
SXGA
PLL Requires No External Components
Compatible With TIA/EIA-644 LVDS Standard
Low Profile 56-Pin or 48-Pin TSSOP Package
DS90CF386 Also Available in a 64-Pin, 0.8-mm,
Fine Pitch Ball Grid Array (NFBGA) Package
The receiver LVDS clock operates at rates from
20 MHz to 85 MHz. The device phase-locks to the
input LVDS clock, samples the serial bit streams at
the LVDS data lines, and converts them into parallel
output data. At an incoming clock rate of 85 MHz,
each LVDS input line is running at a bit rate of
595 Mbps, resulting in a maximum throughput of
2.38 Gbps for the DS90CF386 and 1.785 Gbps for
the DS90CF366.
2 Applications
•
•
•
•
•
Video Displays
Printers and Imaging
Digital Video Transport
Machine Vision
Open LDI-to-RGB Bridge
The use of these serial link devices is ideal for
solving EMI and cable size problems associated with
transmitting data over wide, high-speed parallel
LVCMOS interfaces. Both devices are offered in
TSSOP packages. The DS90CF386 is also offered in
a 64-pin, 0.8-mm, fine pitch ball grid array (NFBGA)
package which provides a 44% reduction in PCB
footprint compared to the 56-pin TSSOP package.
Device Information(1)
PART NUMBER
DS90CF366
DS90CF386
PACKAGE
BODY SIZE (NOM)
TSSOP (48)
12.50 mm × 6.10 mm
TSSOP (56)
14.00 mm × 6.10 mm
NFBGA (64)
8.00 mm × 8.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Block Diagram (DS90CF366)
LVDS Cable or PCB Trace
DS90CF366 21-Bit Rx
RxOUT[20:0]
18-Bit RGB Display Unit
100 Q
Graphics Processor Unit
(GPU)
21-Bit Tx Data
(3 LVDS Data, 1 LVDS Clock)
100 Q
100 Q
3 x LVDS-to- 21-Bit LVCMOS
LVDS Data
LVDS Clock
100 Q
PLL
RxCLK
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
7
1
1
1
2
3
7
Absolute Maximum Ratings ...................................... 7
ESD Ratings.............................................................. 7
Recommended Operating Conditions....................... 7
Thermal Information .................................................. 7
Electrical Characteristics........................................... 8
Switching Characteristics .......................................... 9
Timing Diagrams ....................................................... 9
Typical Characteristics ............................................ 16
Detailed Description ............................................ 17
7.1 Overview ................................................................ 17
7.2 Functional Block Diagrams ..................................... 17
7.3 Feature Description................................................. 18
7.4 Device Functional Modes........................................ 19
8
Application and Implementation ........................ 20
8.1 Application Information............................................ 20
8.2 Typical Applications ................................................ 20
9 Power Supply Recommendations...................... 26
10 Layout................................................................... 26
10.1 Layout Guidelines ................................................. 26
10.2 Layout Examples................................................... 26
11 Device and Documentation Support ................. 28
11.1
11.2
11.3
11.4
11.5
Documentation Support ........................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
28
28
28
28
28
12 Mechanical, Packaging, and Orderable
Information ........................................................... 28
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision I (April 2013) to Revision J
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section .................................................................................................. 1
•
Changed Figure 8 and Figure 9 to clarify that TxIN on Tx is the same as RxOUT on Rx .................................................. 12
•
Changed title of DS90CF366 mapping to clarify the make-up of the LVDS lines ................................................................ 13
•
Deleted references to power sequencing requirements for FPD-Link I transmitters .......................................................... 19
Changes from Revision H (April 2013) to Revision I
•
2
Page
Changed layout of National Data Sheet to TI format ............................................................................................................. 1
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
5 Pin Configuration and Functions
DGG Package
48-Pin TSSOP
Top View
RxOUT17
1
48
VCC
RxOUT18
2
47
RxOUT16
GND
3
46
RxOUT15
RxOUT19
4
45
RxOUT14
RxOUT20
5
44
GND
NC
6
43
RxOUT13
LVDS_GND
7
42
VCC
RxIN0-
8
41
RxOUT12
RxIN0+
9
40
RxOUT11
RxIN1-
10
39
RxOUT10
RxIN1+
11
38
GND
LVDS_VCC
12
37
RxOUT9
LVDS_GND
13
36
VCC
RxIN2-
14
35
RxOUT8
RxIN2+
15
34
RxOUT7
RxCLKIN-
16
33
RxOUT6
RxCLKIN+
17
32
GND
LVDS_GND
18
31
RxOUT5
PLL_GND
19
30
RxOUT4
PLL_VCC
20
29
RxOUT3
PLL_GND
21
28
VCC
PWR_DWN
22
27
RxOUT2
RxCLKOUT
23
26
RxOUT1
RxOUT0
24
25
GND
Not to scale
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
3
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
DGG Package
56-Pin TSSOP
Top View
RxOUT22
1
56
VCC
RxOUT23
2
55
RxOUT21
RxOUT24
3
54
RxOUT20
GND
4
53
RxOUT19
RxOUT25
5
52
GND
RxOUT26
6
51
RxOUT18
RxOUT27
7
50
RxOUT17
LVDS_GND
8
49
RxOUT16
RxIN0-
9
48
VCC
RxIN0+
10
47
RxOUT15
RxIN1-
11
46
RxOUT14
RxIN1+
12
45
RxOUT13
LVDS_VCC
13
44
GND
LVDS_GND
14
43
RxOUT12
RxIN2-
15
42
RxOUT11
RxIN2+
16
41
RxOUT10
RxCLKIN-
17
40
VCC
RxCLKIN+
18
39
RxOUT9
RxIN3-
19
38
RxOUT8
RxIN3+
20
37
RxOUT7
LVDS_GND
21
36
GND
PLL_GND
22
35
RxOUT6
PLL_VCC
23
34
RxOUT5
PLL_GND
24
33
RxOUT4
PWR_DWN
25
32
RxOUT3
RxCLKOUT
26
31
VCC
RxOUT0
27
30
RxOUT2
GND
28
29
RxOUT1
Not to scale
4
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
NZC Package
64-Pin NFBGA
Top View
1
2
3
4
5
6
7
8
A
RxOUT17
VCC
RxOUT15
GND
RxOUT12
RxOUT8
RxOUT7
RxOUT6
B
GND
NC
RxOUT16
RxOUT11
VCC
GND
RxOUT5
RxOUT3
C
RxOUT21
NC
RxOUT18
RxOUT14
RxOUT9
RxOUT4
NC
RxOUT1
D
VCC
RxOUT20
RxOUT19
RxOUT13
RxOUT10
VCC
RxOUT2
GND
E
RxOUT22
RxOUT24
GND
LVDS_
VCC
LVDS_GND
PWR_DWN
RxCLKOUT
RxOUT0
F
RxOUT23
RxOUT26
NC
RxIN1-
RxIN2+
PLL_GND
PLL_
VCC
NC
G
RxOUT25
NC
LVDS_GND
RxIN1+
RxIN2-
RxIN3-
LVDS_GND
PLL_GND
H
RxOUT27
RxIN0-
RxIN0+
LVDS_
VCC
LVDS_GND
RxCLKIN-
RxCLKIN+
RxIN3+
Not to scale
Pin Functions
PIN
NAME
DS90CF366
TYPE (1)
DS90CF386
DESCRIPTION
TSSOP
TSSOP
NFBGA
GND
3, 25, 32,
38, 44
4, 28, 36,
44, 52
A4, B1, B6,
D8, E3
G
Ground pins for LVCMOS outputs.
LVDS GND
7, 13, 18
8, 14, 21
E5, G3, G7,
H5
G
Ground pins for LVDS inputs.
LVDS VCC
12
13
E4, H4
P
Power supply pin for LVDS inputs.
NC
6
—
B2, C2, C7,
F3, F8, G2
—
Pins not connected.
PLL GND
19, 21
22, 24
F6, G8
G
Ground pin for PLL.
PLL VCC
20
23
F7
P
Power supply for PLL.
(1)
G = Ground, I = Input, O = Output, and P = Power
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
5
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
Pin Functions (continued)
PIN
DS90CF366
NAME
TYPE (1)
DS90CF386
DESCRIPTION
TSSOP
TSSOP
NFBGA
PWR DWN
22
25
E6
I
LVCMOS level input. When asserted (low input) the receiver
outputs are low.
RxCLKIN+
17
18
H7
I
Positive LVDS differential clock input.
RxCLKIN-
16
17
H6
I
Negative LVDS differential clock input.
RxCLKOUT
23
26
E7
O
LVCMOS level clock output. The falling edge acts as data
strobe.
RxIN0+
9
10
H3
I
Positive LVDS differential data inputs.
RxIN0-
8
9
H2
I
Negative LVDS differential data inputs.
RxIN1+
11
12
G4
I
Positive LVDS differential data inputs.
RxIN1-
10
11
F4
I
Negative LVDS differential data inputs.
RxIN2+
15
16
F5
I
Positive LVDS differential data inputs.
RxIN2-
14
15
G5
I
Negative LVDS differential data inputs.
RxIN3+
—
20
H8
I
Positive LVDS differential data inputs.
RxIN3-
—
19
G6
I
Negative LVDS differential data inputs.
RxOUT0
24
27
E8
O
LVCMOS level data output.
RxOUT1
26
29
C8
O
LVCMOS level data output.
RxOUT2
27
30
D7
O
LVCMOS level data output.
RxOUT3
29
32
B8
O
LVCMOS level data output.
RxOUT4
30
33
C6
O
LVCMOS level data output.
RxOUT5
31
34
B7
O
LVCMOS level data output.
RxOUT6
33
35
A8
O
LVCMOS level data output.
RxOUT7
34
37
A7
O
LVCMOS level data output.
RxOUT8
35
38
A6
O
LVCMOS level data output.
RxOUT9
37
39
C5
O
LVCMOS level data output.
RxOUT10
39
41
D5
O
LVCMOS level data output.
RxOUT11
40
42
B4
O
LVCMOS level data output.
RxOUT12
41
43
A5
O
LVCMOS level data output.
RxOUT13
43
45
D4
O
LVCMOS level data output.
RxOUT14
45
46
C4
O
LVCMOS level data output.
RxOUT15
46
47
A3
O
LVCMOS level data output.
RxOUT16
47
49
B3
O
LVCMOS level data output.
RxOUT17
1
50
A1
O
LVCMOS level data output.
RxOUT18
2
51
C3
O
LVCMOS level data output.
RxOUT19
4
53
D3
O
LVCMOS level data output.
RxOUT20
5
54
D2
O
LVCMOS level data output.
RxOUT21
—
55
C1
O
LVCMOS level data output.
RxOUT22
—
1
E1
O
LVCMOS level data output.
RxOUT23
—
2
F1
O
LVCMOS level data output.
RxOUT24
—
3
E2
O
LVCMOS level data output.
RxOUT25
—
5
G1
O
LVCMOS level data output.
RxOUT26
—
6
F2
O
LVCMOS level data output.
RxOUT27
—
7
H1
O
LVCMOS level data output.
28, 36, 42, 48
31, 40, 48, 56
A2, B5, D1, D6
P
Power supply pins for LVCMOS outputs.
VCC
6
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
UNIT
Supply voltage, VCC
–0.3
4
V
CMOS/LVCMOS output voltage
–0.3
VCC + 0.3
V
LVDS receiver input voltage
–0.3
VCC + 0.3
V
DS90CF366, TSSOP package
Power dissipation capacity at 25°C
Lead temperature
1.61
DS90CF386
TSSOP package
1.89
NFBGA package
2
TSSOP soldering (4 s)
260
NFBGA soldering, reflow (20 s)
220
Operating junction temperature, TJ
Storage temperature, Tstg
(1)
–65
W
°C
150
°C
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±7000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±700
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
VCC
MIN
NOM
MAX
Supply voltage
3
3.3
3.6
Receiver input
0
VNOISE
Supply noise voltage
TA
Operating free-air temperature
–10
UNIT
V
2.4
V
100
mVPP
70
°C
25
6.4 Thermal Information
DS90CF366
THERMAL METRIC (1)
DS90CF386
DGG (TSSOP)
DGG (TSSOP)
NZC (NFBGA)
48 PINS
56 PINS
64 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
67.8
64.6
65.7
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
22.1
20.6
23.8
°C/W
RθJB
Junction-to-board thermal resistance
34.8
33.3
44.9
°C/W
ψJT
Junction-to-top characterization parameter
1.1
1
1
°C/W
ψJB
Junction-to-board characterization parameter
34.5
33
44.9
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
7
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
6.5 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
MAX
UNIT
LVCMOS DC SPECIFICATIONS
VIH
High level input voltage
2
VCC
V
VIL
Low level input voltage
GND
0.8
V
VOH
High level output voltage
IOH = –0.4 mA
VOL
Low level output voltage
IOL = 2 mA
VCL
Input clamp voltage
ICL = –18 mA
IIN
Input current
IOS
Output short circuit current
2.7
VIN = 0.4 V, 2.5 V or VCC
VIN = GND
–10
VOUT = 0 V
3.3
V
0.06
0.3
–0.79
–1.5
V
1.8
15
uA
–120
mA
100
mV
0
–60
V
uA
LVDS RECEIVER DC SPECIFICATIONS
VTH
Differential input high threshold
VTL
Differential input low threshold
I IN
Input current
V CM = 1.2 V
–100
mV
V IN = 2.4 V, VCC = 3.6 V
±10
μA
V IN = 0 V, VCC = 3.6 V
±10
μA
RECEIVER SUPPLY CURRENT
CL = 8 pF, worst case pattern,
DS90CF386, see Figure 1 and
Figure 4
ICCRW
Receiver supply current
worst case
CL = 8 pF, worst case pattern,
DS90CF366, see Figure 1 and
Figure 4
ICCRG
ICCRZ
(1)
(2)
8
Receiver supply current,
16 grayscale
Receiver supply current
power down (2)
CL = 8 pF, 16 grayscale pattern,
see Figure 2, Figure 3, and
Figure 4
f = 32.5 MHz
49
70
mA
f = 37.5 MHz
53
75
mA
f = 65 MHz
81
114
mA
f = 85 MHz
96
135
mA
f = 32.5 MHz
49
60
mA
f = 37.5 MHz
53
65
mA
f = 65 MHz
78
100
mA
f = 85 MHz
90
115
mA
f = 32.5 MHz
28
45
mA
f = 37.5 MHz
30
47
mA
f = 65 MHz
43
60
mA
f = 85 MHz
43
70
mA
140
400
μA
Power Down = low receiver outputs stay low during
power down mode
Typical values are given for VCC = 3.3 V and TA = 25°C.
Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground
unless otherwise specified (except VOD and ΔV OD).
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
6.6 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
MAX
UNIT
CLHT
CMOS or LVCMOS low-to-high transition time
See Figure 4
2
3.5
ns
CHLT
CMOS or LVCMOS high-to-low transition time
See Figure 4
1.8
3.5
ns
RSPos0
Receiver input strobe position for bit 0
f = 85 MHz, see Figure 11 and
Figure 12
0.49
0.84
1.19
ns
RSPos1
Receiver input strobe position for bit 1
f = 85 MHz
2.17
2.52
2.87
ns
RSPos2
Receiver input strobe position for bit 2
f = 85 MHz
3.85
4.2
4.55
ns
RSPos3
Receiver input strobe position for bit 3
f = 85 MHz
5.53
5.88
6.23
ns
RSPos4
Receiver input strobe position for bit 4
f = 85 MHz
7.21
7.56
7.91
ns
RSPos5
Receiver input strobe position for bit 5
f = 85 MHz
8.89
9.24
9.59
ns
RSPos6
Receiver input strobe position for bit 6
f = 85 MHz
10.57
10.92
11.27
ns
RSKM
RxIN skew margin (2)
f = 85 MHz, see Figure 13
RCOP
RxCLK OUT period
See Figure 5
11.76
T
50
ns
RCOH
RxCLK OUT high time
f = 85 MHz, see Figure 5
4.5
5
7
ns
RCOL
RxCLK OUT low time
f = 85 MHz, see Figure 5
4
5
6.5
ns
RSRC
RxOUT setup to RxCLK OUT
f = 85 MHz, see Figure 5
2
RHRC
RxOUT hold to RxCLK OUT
f = 85 MHz, see Figure 5
3.5
RCCD
RxCLK IN to RxCLK OUT delay
25°C, VCC = 3.3 V, see Figure 6
5.5
RPLLS
Receiver phase lock loop set
RPDD
Receiver power down delay
(1)
(2)
290
ps
ns
ns
7
9.5
ns
See Figure 7
10
ms
See Figure 10
1
μs
Typical values are given for VCC = 3.3 V and TA = 25°C.
Receiver skew margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter
pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows
for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).
6.7 Timing Diagrams
Figure 1. Test Pattern, Worst Case
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
9
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
Timing Diagrams (continued)
(1)
The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O, and CMOS or LVCMOS I/O.
(2)
The 16 grayscale test pattern tests device power consumption for a typical LCD display pattern. The test pattern
approximates signal switching needed to produce groups of 16 vertical stripes across the display.
(3)
Figure 1 and Figure 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
(4)
Recommended pin to signal mapping. Customer may choose to define differently.
Figure 2. Test Pattern, 16 Grayscale (DS90CF386)
10
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
Timing Diagrams (continued)
Device Pin Name
Signal
TxCLK IN / RxCLK OUT
Dot Clk
Signal Pattern
Signal Frequency
f
TxIN0 / RxOUT0
R0
f / 16
TxIN1 / RxOUT1
R1
f/8
TxIN2 / RxOUT2
R2
f/4
TxIN3 / RxOUT3
R3
f/2
TxIN4 / RxOUT4
R4
Steady State, Low
TxIN5 / RxOUT5
R5
Steady State, Low
TxIN6 / RxOUT6
G0
f / 16
TxIN7 / RxOUT7
G1
f/8
TxIN8 / RxOUT8
G2
f/4
TxIN9 / RxOUT9
G3
f/2
TxIN10 / RxOUT10
G4
Steady State, Low
TxIN11 / RxOUT11
G5
Steady State, Low
TxIN12 / RxOUT12
B0
f / 16
TxIN13 / RxOUT13
B1
f/8
TxIN14 / RxOUT14
B2
f/4
TxIN15 / RxOUT15
B3
f/2
TxIN16 / RxOUT16
B4
Steady State, Low
TxIN17 / RxOUT17
B5
Steady State, Low
TxIN18 / RxOUT18
HSYNC
Steady State, High
TxIN19 / RxOUT19
VSYNC
Steady State, High
TxIN20 / RxOUT20
ENA
Steady State, High
(1)
The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O, and CMOS or LVCMOS I/O.
(2)
The 16 grayscale test pattern tests device power consumption for a typical LCD display pattern. The test pattern
approximates signal switching needed to produce groups of 16 vertical stripes across the display.
(3)
Figure 1 and Figure 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
(4)
Recommended pin to signal mapping. Customer may choose to define differently.
Figure 3. Test Pattern, 16 Grayscale (DS90CF366)
Figure 4. DS90CF3x6 (Receiver) CMOS or LVCMOS Output Load and Transition Times
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
11
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
Timing Diagrams (continued)
Figure 5. DS90CF3x6 (Receiver) Setup or Hold and High or Low Times
Figure 6. DS90CF3x6 (Receiver) Clock In to Clock Out Delay
Figure 7. DS90CF3x6 (Receiver) Phase Lock Loop Set Time
RxCLK IN
(Differential)
RxIN3
(Single-Ended)
RxOUT5-1
RxOUT27-1
RxOUT23
RxOUT17
RxOUT16
RxOUT11
RxOUT10
RxOUT5
RxOUT27
RxIN2
(Single-Ended)
RxOUT20-1
RxOUT19-1
RxOUT26
RxOUT25
RxOUT24
RxOUT22
RxOUT21
RxOUT20
RxOUT19
RxIN1
(Single-Ended)
RxOUT9-1
RxOUT8-1
RxOUT18
RxOUT15
RxOUT14
RxOUT13
RxOUT12
RxOUT9
RxOUT8
RxIN0
(Single-Ended)
RxOUT1-1
RxOUT0-1
RxOUT7
RxOUT6
RxOUT4
RxOUT3
RxOUT2
RxOUT1
RxOUT0
Figure 8. DS90CF386 Mapping of 28 LVCMOS Parallel Data to 4D + C LVDS Serialzied Data
12
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
Timing Diagrams (continued)
RxCLK IN
(Differential)
RxIN2
(Single-Ended)
RxOUT15-1
RxOUT14-1
RxOUT20
RxOUT19
RxOUT18
RxOUT17
RxOUT16
RxOUT15
RxOUT14
RxIN1
(Single-Ended)
RxOUT8-1
RxOUT7-1
RxOUT13
RxOUT12
RxOUT11
RxOUT10
RxOUT9
RxOUT8
RxOUT7
RxIN0
(Single-Ended)
RxOUT1-1
RxOUT0-1
RxOUT6
RxOUT5
RxOUT4
RxOUT3
RxOUT2
RxOUT1
RxOUT0
Figure 9. DS90CF366 Mapping of 21 LVCMOS Parallel Data to 3D + C LVDS Serialized Data
Figure 10. DS90CF3x6 (Receiver) Power Down Delay
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
13
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
Timing Diagrams (continued)
Figure 11. DS90CF386 (Receiver) LVDS Input Strobe Position
14
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
Timing Diagrams (continued)
Figure 12. DS90CF366 (Receiver) LVDS Input Strobe Position
C: Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
Tppos: Transmitter output pulse position (min and max)
Cable skew: Typically 10 ps–40 ps per foot, media dependent
RSKM = Cable skew (type, length) + source clock jitter (cycle-to-cycle)(1) + ISI (inter-symbol interference)(2)
(1) Cycle-to-cycle jitter depends on the Tx source. Clock jitter should be maintained to less than 250 ps at 85 MHz.
(2) ISI is dependent on interconnect length; may be zero.
Figure 13. Receiver LVDS Input Skew Margin
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
15
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
LVCMOS Output Amplitude (2.0 V/DIV)
LVCMOS Output Amplitude (2.0 V/DIV)
6.8 Typical Characteristics
Time (4.0 ns/DIV)
Time (20.0 ns/DIV)
Figure 15. Typical RxOUT Strobe Position at 85 MHz
LVCMOS Output Amplitude (2.0 V/DIV)
LVCMOS Output Amplitude (2.0 V/DIV)
Figure 14. Parallel PRBS-7 on LVCMOS Outputs at 85 MHz
Time (4.0 ns/DIV)
Time (4.0 ns/DIV)
Figure 16. Typical RxOUT Setup Time at 85 MHz
(RSRC = 4.5 ns)
16
Submit Documentation Feedback
Figure 17. Typical RxOUT Hold Time at 85 MHz
(RHRC = 5.9 ns)
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
7 Detailed Description
7.1 Overview
The DS90CF386 is a receiver that converts four LVDS (Low Voltage Differential Signaling) data streams into
parallel 28 bits of LVCMOS data (24 bits of RGB and 4 bits of HSYNC, VSYNC, DE, and CNTL). The
DS90CF366 is a receiver that converts three LVDS data streams into parallel 21 bits of LVCMOS data (18 bits of
RGB and 3 bits of HSYNC, VSYNC, and DE). An internal PLL locks to the incoming LVDS clock ranging from 20
to 85 MHz. The locked PLL ensures a stable clock to sample the output LVCMOS data on the Receiver Clock
Out falling edge. These devices feature a PWR DWN pin to put the device into low power mode when there is no
active input data.
7.2 Functional Block Diagrams
100 Ÿ
4 x LVDS Data
(140 to 595 Mbps on
Each LVDS Channel)
100 Ÿ
4 x LVDS-to- 28-Bit LVCMOS
100 Ÿ
28 x LVCMOS
Outputs
100 Ÿ
LVDS Clock
(20 to 85 MHz)
100 Ÿ
PLL
Receiver Clock Out
PWR DWN
Copyright © 2016, Texas Instruments Incorporated
Figure 18. DS90CF386 Block Diagram
3 x LVDS Data
(140 to 595 Mbps on Each
LVDS Channel)
100 Q
3 x LVDS-to- 21-Bit LVCMOS
100 Q
21 x LVCMOS
Outputs
100 Q
LVDS Clock
(20 to 85 MHz)
100 Q
PLL
Receiver Clock Out
PWR DWN
Copyright © 2016, Texas Instruments Incorporated
Figure 19. DS90CF366 Block Diagram
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
17
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
7.3 Feature Description
The DS90CF386 and DS90CF366 consist of several key blocks:
• LVDS Receivers
• Phase Locked Loop (PLL)
• Serial LVDS-to-Parallel LVCMOS Converter
• LVCMOS Drivers
7.3.1 LVDS Receivers
There are five differential LVDS inputs to the DS90CF386 and four differential LVDS inputs to the DS90CF366.
For the DS90CF386, four of the LVDS inputs contain serialized data originating from a 28-bit source transmitter.
For the DS90CF366, three of the LVDS inputs contain serialized data originating from a 21-bit source transmitter.
The remaining LVDS input contains the LVDS clock associated with the data pairs.
7.3.1.1 LVDS Input Termination
The DS90CF386 and DS90CF366 require a single 100-Ω terminating resistor across the true and complement
lines on each differential pair of the receiver input. To prevent reflections due to stubs, this resistor should be
placed as close to the device input pins as possible. Figure 20 shows an example.
Figure 20. LVDS Serialized Link Termination
7.3.2 Phase Locked Loop (PLL)
The FPD Link I devices use an internal PLL to recover the clock transmitted across the LVDS interface. The
recovered clock is then used as a reference to determine the sampling position of the seven serial bits received
per clock cycle. The width of each bit in the serialized LVDS data stream is one-seventh the clock period.
Differential skew (Δt within one differential pair), interconnect skew (Δt of one differential pair to another), and
clock jitter will all reduce the available window for sampling the LVDS serial data streams. Individual bypassing of
each VCC to ground will minimize the noise passed on to the PLL, thus creating a low jitter LVDS clock to
improve the overall jitter budget.
7.3.3 Serial LVDS-to-Parallel LVCMOS Converter
After the PLL locks to the incoming LVDS clock, the receiver deserializes each LVDS differential data pair into
seven parallel LVCMOS data outputs per clock cycle. For the DS90CF386, the LVDS data inputs map to
LVCMOS outputs according to Figure 8. For the DS90CF366, the LVDS data inputs map to LVCMOS outputs
according to Figure 9.
7.3.4 LVCMOS Drivers
The LVCMOS outputs from the DS90CF386 and DS90CF366 are the deserialized parallel single-ended data
from the serialized LVDS differential data pairs. Each LVCMOS output is clocked by the PLL and strobes on the
RxCLKOUT falling edge. All unused DS90CF386 and DS90CF366 RxOUT outputs can be left floating.
18
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
7.4 Device Functional Modes
7.4.1 Power Sequencing and Power-Down Mode
The DS90CF386 and DS90CF366 may be placed into a power down mode at any time by asserting the PWR
DWN pin (active low). The DS90CF386 and DS90CF366 are also designed to protect themselves from
accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver
clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped.
When the receiver board loses power, the receiver inputs are controlled by a failsafe bias circuitry. The LVDS
inputs are High-Z during initial power on and power off conditions. Current is limited to 5 mA per input, thus
avoiding the potential for latch-up when powering the device.
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
19
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DS90F386 and DS90CF366 are designed for a wide variety of data transmission applications. The use of
serialized LVDS data lines in these applications allows for efficient signal transmission over a narrow bus width,
thereby reducing cost, power, and space.
8.2 Typical Applications
Figure 21 and Figure 22 show typical applications of the DS90CF386 and DS90CF366 for displays when used as
an OpenLDI-to-RGB bridge.
LVDS Cable or PCB Trace
DS90CF386 28-Bit Rx
4 x LVDS-to- 28-Bit LVCMOS
100 Ÿ
100 Ÿ
Graphics Processor Unit (GPU)
100 Ÿ
28-Bit Tx Data
(4 LVDS Data, 1 LVDS Clock)
24-Bit RGB Display Unit
RxOUT
[27:0]
LVDS Data
100 Ÿ
LVDS
Clock
100 Ÿ
PLL
RxCLK
100 Ÿ
Copyright © 2016, Texas Instruments Incorporated
Figure 21. Typical DS90CF386 Application Block Diagram
LVDS Cable or PCB Trace
DS90CF366 21-Bit Rx
18-Bit RGB Display Unit
RxOUT[20:0]
100 Q
Graphics Processor Unit
(GPU)
100 Q
21-Bit Tx Data
(3 LVDS Data, 1 LVDS Clock)
100 Q
3 x LVDS-to- 21-Bit LVCMOS
LVDS Data
LVDS Clock
100 Q
PLL
RxCLK
Copyright © 2016, Texas Instruments Incorporated
Figure 22. Typical DS90CF366 Application Block Diagram
20
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
Typical Applications (continued)
8.2.1 Design Requirements
For this design example, follow the requirements in Table 1.
Table 1. Design Parameters
PARAMETER
Operating frequency
Bit resolution
Bit data mapping
RSKM (Receiver skew margin)
Input termination for RxIN±
RxIN± board trace impedance
LVCMOS outputs
DC power supply coupling capacitors
DESIGN REQUIREMENTS
LVDS clock must be within 20 MHz to 85 MHz.
DS90CF386: No higher than 24 bpp. The maximum supported resolution is 8-bit RGB.
DS90CF366: No higher than 18 bpp. The maximum supported resolution is 6-bit RGB.
Determine the appropriate mapping required by the panel display following the DS90CF386 or
DS90CF366 outputs.
Ensure that there is acceptable margin between Tx pulse position and Rx strobe position.
Inputs require a 100 Ω ± 10% resistor across each LVDS differential pair. Place as close as
possible to IC input pins.
Design differential trace impedance with 100 Ω ±5%
If unused, leave pins floating. Series resistance on each LVCMOS output optional to reduce
reflections from long board traces. If used, 33-Ω series resistance is typical.
Use a 0.1-µF capacitor to minimize power supply noise. Place as close as possible to VCC
pins.
8.2.2 Detailed Design Procedure
To design with the DS90CF386 or DS90CF366, determine the following:
•
•
•
•
Cable Interface
Bit Resolution and Operating Frequency
Bit Mapping from Receiver to Endpoint Panel Display
RSKM Interoperability with Transmitter Pulse Position Margin
8.2.2.1 Cables
A cable interface between the transmitter and receiver needs to support the differential LVDS pairs. The
DS90CF366 requires four pairs of signal wires and the DS90CF386 requires five pairs of signal wires. The ideal
cable interface has a constant 100-Ω differential impedance throughout the path. It is also recommended that
cable skew remain below 120 ps (assuming 85 MHz clock rate) to maintain a sufficient data sampling window at
the receiver.
Depending upon the application and data rate, the interconnecting media between Tx and Rx may vary. For
example, for lower data rate (clock rate) and shorter cable lengths (< 2m), the media electrical performance is
less critical. For higher speed or long distance applications, the media's performance becomes more critical.
Certain cable constructions provide tighter skew (matched electrical length between the conductors and pairs).
For example, twin-coax cables have been demonstrated at distances as long as five meters and with the
maximum data transfer of 2.38 Gbps (DS90CF366) and 1.785 Gbps (DS90CF386).
8.2.2.2 Bit Resolution and Operating Frequency Compatibility
The bit resolution of the endpoint panel display reveals whether there are enough bits available in the
DS90CF386 or DS90CF366 to output the required data per pixel. The DS90CF386 has 28 parallel LVCMOS
outputs and can therefore provide a bit resolution up to 24 bpp (bits per pixel). In each clock cycle, the remaining
bits are the three control signals (HSync, VSync, DE) and one spare bit. The DS90CF366 has 21 parallel
LVCMOS outputs and can therefore provide a bit resolution up to 18 bpp (bits per pixel). In each clock cycle, the
remaining bits are the three control signals (HSync, VSync, DE).
The number of pixels per frame and the refresh rate of the endpoint panel display indicate the required operating
frequency of the deserializer clock. To determine the required clock frequency, refer to Equation 1.
f_Clk = [H_Active + H_Blank] × [V_Active + V_Blank] × f_Vertical
where
•
H_Active = Active Display Horizontal Lines
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
21
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
•
•
•
•
•
www.ti.com
H_Blank = Blanking Period Horizontal Lines
V_Active = Active Display Vertical Lines
V_Blank = Blanking Period Vertical Lines
f_Vertical = Refresh Rate (in Hz)
f_Clk = Operating Frequency of LVDS clock
(1)
In each frame, there is a blanking period associated with horizontal rows and vertical columns that are not
actively displayed on the panel. These blanking period pixels must be included to determine the required clock
frequency. Consider the following example to determine the required LVDS clock frequency:
• H_Active = 640
• H_Blank = 40
• V_Active = 480
• V_Blank = 41
• f_Vertical = 59.95 Hz
Thus, the required operating frequency is determined with Equation 2.
[640 + 40] × [480 + 41] × 59.95 = 21239086 Hz ≈ 21.24 MHz
(2)
Since the operating frequency for the PLL in the DS90CF386 and DS90CF366 ranges from 20 to 85 MHz, the
DS90CF386 and DS90CF366 can support a panel display with the aforementioned requirements.
If the specific blanking interval is unknown, the number of pixels in the blanking interval can be approximated to
20% of the active pixels. Equation 3 can be used as a conservative approximation for the operating LVDS clock
frequency:
f_Clk ≈ H_Active × V_Active × f_Vertical × 1.2
(3)
Using this approximation, the operating frequency for the example in this section is estimated with Equation 4.
640 × 480 × 59.95 × 1.2 = 22099968 Hz ≈ 22.10 MHz
(4)
8.2.2.3 Data Mapping between Receiver and Endpoint Panel Display
Ensure that the LVCMOS outputs are mapped to align with the endpoint display RGB mapping requirements
following the deserializer. See the following for two popular mapping topologies for 8-bit RGB data.
1. LSBs are mapped to RxIN3±.
2. MSBs are mapped to RxIN3±.
Table 2 and Table 3 depict how these two popular topologies can be mapped to the DS90CF386 outputs.
Table 2. 8-Bit Color Mapping with LSBs on RxIN3±
LVDS INPUT
CHANNEL
RxIN0
RxIN1
22
LVDS BIT STREAM
POSITION
LVCMOS OUTPUT
CHANNEL
COLOR MAPPING
TxIN0
RxOUT0
R2
TxIN1
RxOUT1
R3
TxIN2
RxOUT2
R4
TxIN3
RxOUT3
R5
TxIN4
RxOUT4
R6
TxIN6
RxOUT6
R7
TxIN7
RxOUT7
G2
TxIN8
RxOUT8
G3
TxIN9
RxOUT9
G4
TxIN12
RxOUT12
G5
TxIN13
RxOUT13
G6
TxIN14
RxOUT14
G7
TxIN15
RxOUT15
B2
TxIN18
RxOUT18
B3
Submit Documentation Feedback
COMMENTS
MSB
MSB
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
Table 2. 8-Bit Color Mapping with LSBs on RxIN3± (continued)
LVDS INPUT
CHANNEL
RxIN2
RxIN3
LVDS BIT STREAM
POSITION
LVCMOS OUTPUT
CHANNEL
COLOR MAPPING
TxIN19
RxOUT19
B4
TxIN20
RxOUT20
B5
TxIN21
RxOUT21
B6
TxIN22
RxOUT22
B7
MSB
TxIN24
RxOUT24
HSYNC
Horizontal sync
TxIN25
RxOUT25
VSYNC
Vertical sync
TxIN26
RxOUT26
DE
Data enable
TxIN27
RxOUT27
R0
LSB
TxIN5
RxOUT5
R1
TxIN10
RxOUT10
G0
TxIN11
RxOUT11
G1
TxIN16
RxOUT16
B0
TxIN17
RxOUT17
B1
TxIN23
RxOUT23
GP
COMMENTS
LSB
LSB
General purpose
Table 3. 8-Bit Color Mapping with MSBs on RxIN3±
LVDS INPUT
CHANNEL
RxIN0
RxIN1
RxIN2
RxIN3
LVDS BIT STREAM
POSITION
LVCMOS OUTPUT
CHANNEL
COLOR MAPPING
COMMENTS
TxIN0
RxOUT0
R0
LSB
TxIN1
RxOUT1
R1
TxIN2
RxOUT2
R2
TxIN3
RxOUT3
R3
TxIN4
RxOUT4
R4
TxIN6
RxOUT6
R5
TxIN7
RxOUT7
G0
TxIN8
RxOUT8
G1
TxIN9
RxOUT9
G2
TxIN12
RxOUT12
G3
TxIN13
RxOUT13
G4
TxIN14
RxOUT14
G5
TxIN15
RxOUT15
B0
TxIN18
RxOUT18
B1
TxIN19
RxOUT19
B2
TxIN20
RxOUT20
B3
TxIN21
RxOUT21
B4
TxIN22
RxOUT22
B5
TxIN24
RxOUT24
HSYNC
Horizontal sync
TxIN25
RxOUT25
VSYNC
Vertical sync
TxIN26
RxOUT26
DE
Data enable
TxIN27
RxOUT27
R6
TxIN5
RxOUT5
R7
TxIN10
RxOUT10
G6
TxIN11
RxOUT11
G7
TxIN16
RxOUT16
B6
TxIN17
RxOUT17
B7
MSB
TxIN23
RxOUT23
GP
General purpose
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
LSB
LSB
MSB
MSB
Submit Documentation Feedback
23
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
In the case where either DS90CF386 or DS90CF366 is used to support 18 bpp, Table 2 is commonly used,
where RxIN3± (if applicable) is left as No Connect. With this mapping, MSBs of RGB data are retained on
RXIN0±, RXIN1±, and RXIN2± while the two LSBs for the original 8-bit RGB resolution are ignored from RxIN3±.
8.2.2.4 RSKM Interoperability
One of the most important factors when designing the receiver into a system application is assessing how much
RSKM (Receiver Skew Margin) is available. In each LVDS clock cycle, the LVDS data stream carries seven
serialized data bits. Ideally, the Transmit Pulse Position for each bit will occur every (n × T)/7 seconds, where
n = Bit Position and T = LVDS Clock Period. Likewise, ideally the Rx Strobe Position for each bit will occur every
((n + 0.5) × T)/7 seconds. However, in real systems, both LVDS Tx and Rx will have non-ideal pulse and strobe
position for each bit position due to the effects of cable skew, clock jitter, and ISI. This concept is illustrated in
Figure 23.
Rspos0
min
Tppos0
min
max
Bit 0 Left Margin
Rspos1
min
max
Ideal Rx Strobe
Position
Tppos1
Bit 0 Right Margin
Bit 1 Left Margin
max
min
max
Ideal Rx Strobe
Position
Bit0
Bit 1 Right Margin
Tppos2
max
min
Bit1
Figure 23. RSKM Measurement Example
All left and right margins for Bits 0-6 must be considered in order to determine the absolute minimum for the
whole LVDS bit stream. This absolute minimum corresponds to the RSKM.
To improve RSKM performance between LVDS transmitter and receiver, designers often either advance or delay
the LVDS clock compared to the LVDS data. Moving the LVDS clock compared to the LVDS data can improve
the location of the setup and hold time for the transmitter compared to the setup and hold time for the receiver.
If there is less left bit margin than right bit margin, the LVDS clock can be delayed so that the Rx strobe position
for incoming data appears to be delayed. If there is less right bit margin than left bit margin, all the LVDS data
pairs can be delayed uniformly so that the LVDS clock and Rx strobe position for incoming data appear to
advance. To delay an LVDS data or clock pair, designers either add more PCB trace length or install a capacitor
between the LVDS transmitter and receiver. It is important to note that when using these techniques, all
serialized bit positions are shifted right or left uniformly.
When designing the DS90CF386 or DS90CF366 receiver with a third-party OpenLDI transmitter, users must
calculate the skew margin budget (RSKM) based on the Tx pulse position and the Rx strobe position to ensure
error-free transmission. For more information about calculating RSKM, refer to Application Note, Receiver Skew
Margin for Channel Link I and FPD Link I Devices (SNLA249).
24
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
8.2.3 Application Curves
LVDS RXIN0±
(500 mV/DIV)
LVDS RXCLKIN±
(500 mV/DIV)
LVCMOS RxCLKOUT
(2.0 V/DIV)
LVCMOS RxCLKOUT
(2.0 V/DIV)
The following application curves are examples taken with a DS90C385A serializer interfacing to a DS90CF386
deserializer with nominal temperature (25ºC) and voltage supply (3.3 V) at an operating frequency of 85 MHz.
Time (4.0 ns/DIV)
Time (2.0 ns/DIV)
Figure 25. LVDS CLKIN Aligned With LVCMOS RxCLKOUT
LVCMOS Output Amplitude (2.0 V/DIV)
LVCMOS Output Amplitude (2.0 V/DIV)
Figure 24. LVDS RxIN0± Aligned With LVCMOS
RxCLKOUT
Time (4.0 ns/DIV)
Time (20.0 ns/DIV)
Figure 26. RxOUT Strobe On Falling Edge Of RxCLKOUT
Figure 27. PRBS-7 Output On RxOUT Channels
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
25
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
9 Power Supply Recommendations
Proper power supply decoupling is important to ensure a stable power supply with minimal power supply noise.
Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a
conservative approach, three parallel-connected decoupling capacitors (multi-layered ceramic type in surface
mount form factor) between each VCC (VCC, PLL VCC, LVDS VCC) and the ground plane(s) are recommended.
The three capacitor values are 0.1 μF, 0.01 μF, and 0.001 μF. The preferred capacitor size is 0402. An example
is shown in Figure 28. The designer should employ wide traces for power and ground and ensure each capacitor
has its own via to the ground plane. This helps to reduce overall inductance with regards to power supply
filtering. If board space is limiting the number of bypass capacitors, the PLL VCC should receive the most filtering.
Next would be the LVDS VCC pins and finally the logic VCC pins.
Figure 28. Recommended Bypass Capacitor Decoupling
Configuration for VCC, PLL VCC, and LVDS VCC
10 Layout
10.1 Layout Guidelines
As with any high speed design, board designers must maximize signal integrity by limiting reflections and
crosstalk that can adversely affect high frequency and EMI performance. The following practices are
recommended layout guidelines to optimize device performance.
• Ensure that differential pair traces are always closely coupled to eliminate noise interference from other
signals and take full advantage of the common mode noise canceling effect of the differential signals.
• Maintain equal length on signal traces for a given differential pair.
• Limit impedance discontinuities by reducing the number of vias on signal traces.
• Eliminate any 90º angles on traces and use 45º bends instead.
• If a via must exist on one signal polarity, mirror the via implementation on the other polarity of the differential
pair.
• Match the differential impedance of the selected physical media. This impedance should also match the value
of the termination resistor that is connected across the differential pair at the receiver's input.
• When possible, use short traces for LVDS inputs.
10.2 Layout Examples
The following images show an example layout of the DS90CF386. Traces in blue correspond to the top layer and
the traces in green correspond to the bottom layer. Note that differential pair inputs to the DS90CF386 are tightly
coupled and close to the connector pins. In addition, observe that the power supply decoupling capacitors are
placed as close as possible to the power supply pins with through vias in order to minimize inductance. The
principles illustrated in this layout can also be applied to the 48-pin DS90CF366.
26
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
DS90CF366, DS90CF386
www.ti.com
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
Layout Examples (continued)
Figure 29. Example Layout With DS90CF386 (U1)
100-Q >s ^
Terminations close to
RxIN pins
33 Q ^ Œ] • Z •]•š}Œ•
occasionally used to
reduce reflections
Figure 30. Example Layout Close-Up
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
Submit Documentation Feedback
27
DS90CF366, DS90CF386
SNLS055J – NOVEMBER 1999 – REVISED MAY 2016
www.ti.com
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For related documentation see the following:
• Application Note, Receiver Skew Margin for Channel Link I and FPD Link I Devices, SNLA249
11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
28
Submit Documentation Feedback
Copyright © 1999–2016, Texas Instruments Incorporated
Product Folder Links: DS90CF366 DS90CF386
PACKAGE OPTION ADDENDUM
www.ti.com
30-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
DS90CF366MTD/NOPB
ACTIVE
TSSOP
DGG
48
38
RoHS & Green
SN
Level-2-260C-1 YEAR
-10 to 70
DS90CF366MTD
>B
DS90CF366MTDX/NOPB
ACTIVE
TSSOP
DGG
48
1000
RoHS & Green
SN
Level-2-260C-1 YEAR
-10 to 70
DS90CF366MTD
>B
DS90CF386MTD
NRND
TSSOP
DGG
56
34
Non-RoHS
& Green
Call TI
Level-2-235C-1 YEAR
-10 to 70
DS90CF386MTD
>B
DS90CF386MTD/NOPB
ACTIVE
TSSOP
DGG
56
34
RoHS & Green
SN
Level-2-260C-1 YEAR
-10 to 70
DS90CF386MTD
>B
DS90CF386MTDX/NOPB
ACTIVE
TSSOP
DGG
56
1000
RoHS & Green
SN
Level-2-260C-1 YEAR
-10 to 70
DS90CF386MTD
>B
DS90CF386SLC/NOPB
ACTIVE
NFBGA
NZC
64
360
RoHS & Green
SNAGCU
Level-4-260C-72 HR
-10 to 70
DS90CF386
SLC
>B
DS90CF386SLCX/NOPB
ACTIVE
NFBGA
NZC
64
2000
RoHS & Green
SNAGCU
Level-4-260C-72 HR
-10 to 70
DS90CF386
SLC
>B
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
