ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
DUAL DIGITAL ISOLATORS
1
1 FEATURES
•
•
•
Qualified for Automotive Applications
1-Mbps and 25-Mbps Signaling Rate Options
– Low Channel-to-Channel Output Skew:
1 ns (Max)
– Low Pulse-Width Distortion (PWD): 1 ns (Max)
– Low Jitter Content: 1 ns (Typ) at 150 Mbps
25-Year (Typ) Life at Rated Voltage
(See Application Report SLLA197 and Figure 15)
•
•
•
•
•
4000-Vpeak Isolation, 560 Vpeak VIORM
– UL 1577, DIN VDE V 0884-11:2017-01,
DIN EN 61010-1, IEC 60950-1, IEC 62368-1
and CSA Approved
– 50 kV/μs Typical Transient Immunity
Operates with 3.3-V or 5-V Supplies
4 kV ESD Protection
High Electromagnetic Immunity
–40°C to 125°C Operating Free-Air Temperature
Range
2 DESCRIPTION
The ISO7220 and ISO7221 are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented
in the same direction in the ISO7220 and in opposite directions in the ISO7221. These devices have a logic input
and output buffer separated by TI’s silicon-dioxide (SiO2) isolation barrier, providing galvanic isolation of up to
4000 V. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, and
prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or
damaging sensitive circuitry.
A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation
barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or
resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure
the proper dc level of the output. If this dc-refresh pulse is not received every 4 μs, the input is assumed to be
unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.
The small capacitance and resulting time constant provide fast operation with signaling rates available from 0
Mbps (dc) to 25 Mbps. (1)The A-option and C-option devices have TTL input thresholds and a noise filter at the
input that prevents transient pulses from being passed to the output of the device.
These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when
supplied from a 3.3-V supply and all outputs are 4-mA CMOS.
These devices are characterized for operation over the ambient temperature range of –40°C to 125°C.
(1)
The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
2.1 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
Table 1. ORDERING INFORMATION (1)
SIGNALING
RATE
TA
–40°C to 125°C
(2)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
1 Mbps
SOIC – D
Reel of 2500
ISO7220AQDRQ1
7220AQ
1 Mbps
SOIC – D
Reel of 2500
ISO7221AQDRQ1
7221AQ
25 Mbps
SOIC – D
Reel of 2500
ISO7221CQDRQ1
7221CQ
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
ISO7221
ISO7220
1
INA
INB
2
GND1
4
8
Isolation
VCC1
3
7
6
5
VCC1
1
OUTA
INB
2
GND1
4
VCC2
OUTA
OUTB
GND2
3
Isolation
(1)
PACKAGE (2)
8
VCC2
7
INA
OUTB
GND2
6
5
Galvanic Isolation
Barrier
DC Channel
IN
Filter
OSC
+
PWM
Vref
Input
+
Filter
Vref
Pulse Width
Demodulation
Carrier Detect
Data MUX
AC Detect
OUT
Output Buffer
AC Channel
Figure 1. Single-Channel Function Diagram
2.1 REGULATORY INFORMATION
VDE
CSA
UL
Certified according to DIN VDE V 088411:2017-01 and DIN EN 61010-1
Certified according to IEC 60950-1 and IEC
62368-1
Recognized under UL 1577 Component
Recognition Program (1)
File Number: 40047657
Master Contract Number: 220991
File Number: E181974
(1)
2
Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
2.2 ABSOLUTE MAXIMUM RATINGS (1)
VCC
Supply voltage (2), VCC1, VCC2
VI
Voltage at IN, OUT
IO
Output current
–0.5 V to 6 V
–0.5 V to VCC + 0.5 V (3)
±15 mA
Human-Body Model
ESD
Electrostatic
discharge
±4 kV
Field-Induced Charged-Device Model
All pins
±1 kV
Machine Model
TJ
Maximum junction temperature
Tstg
Storage temperature
(1)
(2)
(3)
±200 V
150°C
–65°C to 150°C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.
Maximum voltage must not exceed 6 V.
2.3 RECOMMENDED OPERATING CONDITIONS
MIN
VCC
Supply voltage (1)
IOH
High-level output current
IOL
Low-level output current
VCC1, VCC2
3
TYP
MAX
5.5
4
–4
UNIT
V
mA
mA
ISO722xA
1
μs
ISO722xC
40
ns
ISO722xA
0
1000
kbps
ISO722xC
0
25
Mbps
2
VCC
tui
Input pulse width
1/tui
Signaling rate
VIH
High-level input voltage
VIL
Low-level input voltage
0
0.8
V
TA
Ambient temperature
–40
125
°C
TJ
Operating virtual-junction temperature
–40
H
External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification
(1)
V
150
°C
1000
A/m
For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.
For the 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
3
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
2.4 ELECTRICAL CHARACTERISTICS
VCC1 and VCC2 at 5 V (1), over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
ISO7220x
ISO7221x
ICC1
Supply current, VCC1
ISO7220A
ISO7221A
ISO7221C
ISO7220x
ISO7221x
ICC2
Supply current, VCC2
ISO7220A
ISO7221A
ISO7221C
VOH
High-level output voltage
VOL
Low-level output voltage
MIN
Quiescent
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
Quiescent
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
MAX
1
2
8.5
17
2
3
10
18
12
22
16
31
8.5
17
17
32
10
18
12
22
IOH = –4 mA, See Figure 2
VCC – 0.8
4.6
IOH = –20 μA, See Figure 2
VCC – 0.1
5
0.2
0.4
IOL = 20 μA, See Figure 2
0
0.1
150
IIH
High-level input current
IN from 0 V to VCC
IIL
Low-level input current
IN from 0 V to VCC
CI
Input capacitance to ground
IN at VCC, VI = 0.4 sin (4E6πt)
CMTI
Common-mode transient immunity
VI = VCC or 0 V, See Figure 4
UNIT
mA
mA
V
IOL = 4 mA, See Figure 2
VI(HYS) Input voltage hysteresis
(1)
TYP
V
mV
10
–10
μA
μA
1
pF
25
50
kV/μs
MIN
TYP
MAX
UNIT
280
405
600
ns
1
18
ns
22
32
42
ns
1
2
ns
For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.
For the 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.
2.5 SWITCHING CHARACTERISTICS
VCC1 = VCC2 = 5 V ± 10%, over recommended operating conditions (unless otherwise noted)
PARAMETER
tpLH, tpHL
TEST CONDITIONS
Propagation delay
(1)
PWD
Pulse-width distortion |tpHL – tpLH|
tpLH, tpHL
Propagation delay
PWD
Pulse-width distortion |tpHL – tpLH| (1)
(2)
ISO722xA
ISO722xC
See Figure 2
See Figure 2
ISO722xA
180
ISO722xC
10
tsk(pp)
Part-to-part skew
tsk(o)
Channel-to-channel output skew
tr
Output signal rise time
See Figure 2
1
ns
tf
Output signal fall time
See Figure 2
1
ns
tfs
Failsafe output delay time from input power loss
See Figure 3
3
μs
(1)
(2)
(3)
4
(3)
ISO7220A
3
15
ns
ns
Also referred to as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the
same direction while driving identical specified loads.
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
2.6 ELECTRICAL CHARACTERISTICS
VCC1 = 5 V, VCC2 = 3.3 V (1), over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
ISO7220x
ISO7221x
ICC1
Supply current, VCC1
ISO7220A
ISO7221A
ISO7221C
ISO7220x
ISO7221x
ICC2
Supply current, VCC2
ISO7220A
ISO7221A
ISO7221C
Quiescent
VI = VCC or 0 V, no load
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
VI = VCC or 0 V, no load
Quiescent
VI = VCC or 0 V, no load
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
VI = VCC or 0 V, no load
MIN
ISO7220x
VOH
ISO7221x
(5-V side)
High-level output voltage
Low-level output voltage
1
2
8.5
17
2
3
10
18
12
22
8
18
4.3
9.5
9
19
5
11
6
12
VCC – 0.8
UNIT
mA
mA
V
VCC – 0.1
IOL = 4 mA, See Figure 2
0.4
IOL = 20 μA, See Figure 2
0.1
VI(HYS) Input voltage hysteresis
150
IIH
High-level input current
IN from 0 V to VCC
IIL
Low-level input current
IN from 0 V to VCC
CI
Input capacitance to ground
IN at VCC, VI = 0.4 sin (4E6πt)
CMTI
Common-mode transient immunity
VI = VCC or 0 V, See Figure 4
(1)
MAX
VCC – 0.4
IOH = –4 mA, See Figure 2
IOH = –20 μA, See Figure 2
VOL
TYP
mV
10
–10
15
V
μA
μA
1
pF
40
kV/μs
For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.
For the 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.
2.7 SWITCHING CHARACTERISTICS
VCC1 = 5 V ± 10%, VCC2 = 3.3 V ± 10%, over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
tpLH, tpHL
Propagation delay
PWD
Pulse-width distortion |tpHL – tpLH| (1)
tpLH, tpHL
Propagation delay
PWD
Pulse-width distortion |tpHL – tpLH|
(1)
(2)
ISO722xA
ISO722xC
See Figure 2
MIN
TYP
MAX
UNIT
285
410
585
ns
1
18
ns
36
48
ns
2
ns
25
See Figure 2
1
ISO722xA
180
ISO722xC
10
tsk(pp)
Part-to-part skew
tsk(o)
Channel-to-channel output skew
tr
Output signal rise time
See Figure 2
2
tf
Output signal fall time
See Figure 2
2
tfs
Failsafe output delay time from input power loss
See Figure 3
3
(1)
(2)
(3)
(3)
ISO7220A
3
15
ns
ns
ns
μs
Also referred to as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the
same direction while driving identical specified loads.
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
5
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
2.8 ELECTRICAL CHARACTERISTICS
VCC1 = 3.3 V, VCC2 = 5 V (1), over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
ISO7220x
ISO7221x
ICC1
Supply current, VCC1
ISO7220A
ISO7221A
ISO7221C
ISO7220x
ISO7221x
ICC2
Supply current, VCC2
ISO7220A
ISO7221A
ISO7221C
Quiescent
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
Quiescent
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
ISO7220x
VOH
ISO7221x
(3.3-V side)
High-level output voltage
0.6
1
4.3
9.5
1
2
5
11
6
12
16
31
8.5
17
18
32
10
18
12
22
UNIT
mA
mA
V
VCC – 0.1
IOL = 4 mA, See Figure 2
Low-level output voltage
MAX
VCC – 0.4
0.4
IOL = 20 μA, See Figure 2
0
VI(HYS) Input threshold voltage hysteresis
0.1
150
IIH
High-level input current
IN from 0 V or VCC
IIL
Low-level input current
IN from 0 V or VCC
CI
Input capacitance to ground
IN at VCC, VI = 0.4 sin (4E6πt)
CMTI
Common-mode transient immunity
VI = VCC or 0 V, See Figure 4
(1)
TYP
VCC – 0.8
IOH = –4 mA, See Figure 2
IOH = –20 μA, See Figure 2
VOL
MIN
mV
10
–10
15
V
μA
μA
1
pF
40
kV/μs
For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.
For the 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.
2.9 SWITCHING CHARACTERISTICS
VCC1 = 3.3 V ± 10%, VCC2 = 5 V ± 10%, over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
tpLH, tpHL
Propagation delay
PWD
Pulse-width distortion |tpHL – tpLH| (1)
tpLH, tpHL
Propagation delay
PWD
Pulse-width distortion |tpHL – tpLH|
(1)
(2)
ISO722xA
ISO722xC
See Figure 2
MIN
TYP
MAX
UNIT
285
395
605
ns
1
22
ns
36
48
ns
3
ns
24
See Figure 2
1
ISO722xA
190
ISO722xC
10
tsk(pp)
Part-to-part skew
tsk(o)
Channel-to-channel output skew
tr
Output signal rise time
See Figure 2
1
ns
tf
Output signal fall time
See Figure 2
1
ns
tfs
Failsafe output delay time from input power loss
See Figure 3
3
μs
(1)
(2)
(3)
6
(3)
ISO7220A
3
15
ns
ns
Also referred to as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the
same direction while driving identical specified loads.
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
2.10 ELECTRICAL CHARACTERISTICS
VCC1 = VCC2 = 3.3 V (1), over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
ISO7220x
ISO7221x
ICC1
Supply current, VCC1
ISO7220A
ISO7221A
ISO7221C
ISO7220x
ISO7221x
ICC2
Supply current, VCC2
ISO7220A
ISO7221A
ISO7221C
VOH
High-level output voltage
VOL
Low-level output voltage
MIN
Quiescent
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
Quiescent
1 Mbps
VI = VCC or 0 V, no load
25 Mbps
MAX
0.6
1
4.3
9.5
1
2
5
11
6
12
8
18
4.3
9.5
9
19
5
11
6
12
IOH = –4 mA, See Figure 2
VCC – 0.4
3
IOH = –20 μA, See Figure 2
VCC – 0.1
3.3
0.2
0.4
IOL = 20 μA, See Figure 2
0
0.1
150
IIH
High-level input current
IN from 0 V or VCC
IIL
Low-level input current
IN from 0 V or VCC
CI
Input capacitance to ground
IN at VCC, VI = 0.4 sin (4E6πt)
CMTI
Common-mode transient immunity
VI = VCC or 0 V, See Figure 4
UNIT
mA
mA
V
IOL = 4 mA, See Figure 2
VI(HYS) Input voltage hysteresis
(1)
TYP
V
mV
10
–10
μA
μA
1
pF
15
40
kV/μs
MIN
TYP
MAX
UNIT
290
400
610
ns
1
22
ns
25
40
52
ns
1
3
ns
For the 5-V operation, VCC1 or VCC2 is specified from 4.5 V to 5.5 V.
For the 3.3-V operation, VCC1 or VCC2 is specified from 3 V to 3.6 V.
2.11 SWITCHING CHARACTERISTICS
VCC1 = VCC2 = 3.3 V ± 10%, over recommended operating conditions (unless otherwise noted)
PARAMETER
tpLH, tpHL
TEST CONDITIONS
Propagation delay
(1)
PWD
Pulse-width distortion |tpHL – tpLH|
tpLH, tpHL
Propagation delay
PWD
Pulse-width distortion |tpHL – tpLH| (1)
ISO722xA
ISO722xC
See Figure 2
See Figure 2
ISO722xA
190
ISO722xC
10
tsk(pp)
Part-to-part skew (2)
tsk(o)
Channel-to-channel output skew
tr
Output signal rise time
See Figure 2
2
ns
tf
Output signal fall time
See Figure 2
2
ns
tfs
Failsafe output delay time from input power loss
See Figure 3
3
μs
(1)
(2)
(3)
(3)
ISO7220A
3
15
ns
ns
Also referred to as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices
operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
tsk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the
same direction while driving identical specified loads.
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
7
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
ISOLATION BARRIER
3 PARAMETER MEASUREMENT INFORMATION
IN
Input
Generator
VI
50 W
NOTE A
VCC1
VI
VCC1/2
VCC1/2
OUT
0V
tPHL
tPLH
CL
NOTE B
VO
VO
VOH
90%
50%
50%
10%
tr
VOL
tf
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, tr ≤ 3
ns, tf ≤ 3 ns, ZO = 50Ω.
B.
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 2. Switching Characteristic Test Circuit and Voltage Waveforms
VI
0V
or
VCC1
A.
ISOLATION BARRIER
VCC1
IN
VCC1
OUT
VI
2.7 V
VO
0V
VOH
tfs
CL
NOTE A
VO
50%
FAILSAFE HIGH
VOL
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms
VCC1
VCC2
ISOLATION BARRIER
C = 0.1 mF± 1%
IN
S1
GND1
C = 0.1 mF± 1%
Pass-fail criteria:
Output must
remain stable
OUT
NOTE A
VOH or VOL
GND2
VCM
A.
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 4. Common-Mode Transient Immunity Test Circuit
VCC1
DUT
Tektronix
HFS9009
IN
OUT
0V
Tektronix
784D
PATTERN
GENERATOR
VCC/2
Jitter
NOTE: PRBS bit pattern run length is 2
16
– 1. Transition time is 800 ps.
Figure 5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform
8
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
4 DEVICE INFORMATION
4.1 IEC PACKAGE CHARACTERISTICS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
L(I01)
Minimum air gap (clearance)
Shortest terminal-to-terminal distance through air
L(I02)
Minimum external tracking
(creepage)
Shortest terminal-to-terminal distance across the
package surface
CTI
Tracking resistance
(comparative tracking index)
DIN EN 60112 (VDE 0303-11)
≥175
V
Minimum internal gap (internal
clearance)
Distance through the insulation
0.008
mm
RIO
Isolation resistance
SOIC-8
4.8
mm
4.3
mm
Input to output, VIO = 500 V, all pins on each side of the barrier
tied together creating a two-terminal device, TA < 100°C
>1012
Ω
Input to output, VIO = 500 V, 100°C ≤ TA ≤ max
>1011
Ω
CIO
Barrier capacitance input to
output
VI = 0.4 sin (4E6πt)
1
pF
CI
Input capacitance to ground
VI = 0.4 sin (4E6πt)
1
pF
NOTE: Creepage and clearance requirements should be applied according to the specific equipment isolation
standards of an application. Care should be taken to maintain the creepage and clearance distance of a board
design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.
Creepage and clearance on a printed circuit board become equal according to the measurement techniques
shown in the Isolation Glossary . Techniques such as inserting grooves and/or ribs on a printed circuit board are
used to help increase these specifications.
4.2 IEC 60664-1 RATINGS TABLE
PARAMETER
Basic isolation group
Installation classification
TEST CONDITIONS
SPECIFICATION
Material group
IIIa
Rated mains voltage ≤150 VRMS
I-IV
Rated mains voltage ≤300 VRMS
I-III
Rated mains voltage ≤400 VRMS
I-II
4.3 INSULATION CHARACTERISTICS (1)
PARAMETER
VIORM
TEST CONDITIONS
Maximum working insulation voltage
VPR
Input to output test voltage
Method b1, VPR = VIORM × 1.875,
100% Production test with t = 1 s,
Partial discharge 10
Pollution degree
VISO
SPECIFICATION
Ω
2
Maximum withstanding isolation voltage
VTEST = 2500 VRMS , t = 60 s (qualification),
VTEST = 3000 VRMS , t = 1 s (100%
production)
2500
VRMS
Climatic Classification 40/125/21
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
9
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
4.4 DEVICE I/O SCHEMATICS
Input
VCC1
Output
VCC1
VCC1
VCC2
750
8Ÿ
500
OUT
IN
13Ÿ
4.5 IEC SAFETY LIMITING VALUES
Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry.
A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate
sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system
failures.
PARAMETER
TEST CONDITIONS
IS
Safety input, output, or
supply current
SOIC-8
TS
Maximum case temperature
SOIC-8
MIN
MAX
θJA = 212°C/W, VI = 5.5 V, TJ = 170°C, TA = 25°C
124
θJA = 212°C/W, VI = 3.6 V, TJ = 170°C, TA = 25°C
190
150
UNIT
mA
°C
The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum
ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the
application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the
Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity
Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum
input voltage times the current. The junction temperature is then the ambient temperature plus the power times
the junction-to-air thermal resistance.
10
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
4.6 SOIC-8 PACKAGE THERMAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Low-K thermal resistance
θJA
Junction-to-air thermal resistance
θJB
Junction-to-board thermal resistance
θJC
Junction-to-case thermal resistance
(1)
MIN
TYP
(1)
MAX
212
High-K thermal resistance
122
UNIT
°C/W
37
°C/W
69.1
°C/W
Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.
250
Safety Limiting Current - mA
225
VCC1,2 at 3.6 V
200
175
150
125
VCC1,2 at 5.5 V
100
75
50
25
0
0
50
100
150
TC - Case Temperature - °C
200
Figure 6. SOIC-8 THERMAL DERATING CURVE
4.7 DEVICE FUNCTION TABLE
Table 2. ISO7220x or ISO7221x (1)
INPUT SIDE VCC
OUTPUT SIDE VCC
PU
PU
PD
(1)
PU
INPUT IN
OUTPUT OUT
H
H
L
L
Open
H
X
H
PU = Powered up(Vcc ≥ 3.0 V), PD = Powered down (Vcc ≤ 2.5 V), X = Irrelevant, H = High level,
L = Low level
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
11
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
5 TYPICAL CHARACTERISTIC CURVES
20
30
TA = 25°C,
15 pF Load
18
26
ISO7220x ICC2
24
14
ICC - Supply Current - mA
16
ICC - Supply Current - mA
TA = 25°C,
15 pF Load
28
ISO7220x ICC2
12
10
ISO7221x ICC1&2
8
6
4
ISO7220x ICC1
22
20
14
12
10
2
0
0
25
50
ISO7220x ICC1
8
6
4
2
0
ISO7221x ICC1&2
18
16
75
100
0
25
Signaling Rate - Mbps
50
75
Signaling Rate - Mbps
100
Figure 8.
Figure 7.
2.92
1.4
5-V Vth+
1.35
2.9
15 pF Load
VCC = 3.3 V or 5 V
3.3-V Vth+
2.88
1.25
15 pF Load
1.2
1.15
5-V Vth1.1
Failsafe Threshold - V
Input Voltage Threshold - V
VFS
1.3
2.86
2.84
2.82
VFS2.8
1.05
3.3-V Vth1
-40 -25 -10
5
20
35
50
65
Temperature - °C
Figure 9.
12
Submit Documentation Feedback
80
95
110 125
2.78
-40 -25 -10
5
20
35
50
65
80
95
110 125
Temperature - °C
Figure 10.
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
TYPICAL CHARACTERISTIC CURVES (continued)
70
-80
15 pF Load
TA = 25°C
-70
15 pF Load
TA = 25°C
60
VCC = 5 V
-60
50
VCC = 5 V
IOUT - mA
IOUT - mA
-50
-40
-30
VCC = 3.3 V
-20
40
VCC = 3.3 V
30
20
10
-10
0
0
0
2
4
6
0
1
2
3
VOUT - V
VOUT - V
Figure 11.
Figure 12.
Copyright © 2009–2020, Texas Instruments Incorporated
4
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
5
13
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
6 APPLICATION INFORMATION
6.1 Typical Applications
V CC 1
V CC 2
0.1mF
2 mm
max .
from
Vcc 1
INA
INPUT
INB
INPUT
1
2
3
4
8
OUTA
7
OUTB
6
5
2 mm
max .
from
Vcc 2
0.1mF
OUTPUT
OUTPUT
ISO 7220
GND 1
GND 2
Figure 13. Typical ISO7220 Application Circuit
V CC 1
V CC 2
0.1mF
2 mm
max .
from
Vcc 1
OUTA
OUTPUT
INB
INPUT
1
2
3
4
8
INA
7
OUTB
6
5
2 mm
max .
from
Vcc 2
0.1mF
INPUT
OUTPUT
ISO 7221
GND 1
GND 2
Figure 14. Typical ISO7221 Application Circuit
WORKING LIFE -- YEARS
100
VIORM at 560 V
28
10
0
120
250
500
750
880
1000
WORKING VOLTAGE (V IORM ) -- V
Figure 15. Time-Dependent Dielectric Breakdown Test Results
14
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
7 ISOLATION GLOSSARY
Creepage Distance — The shortest path between two conductive input to output leads measured along the
surface of the insulation. The shortest distance path is found around the end of the package body.
Clearance — The shortest distance between two conductive input to output leads measured through air (line of
sight).
Input-to Output Barrier Capacitance — The total capacitance between all input terminals connected together,
and all output terminals connected together.
Input-to Output Barrier Resistance — The total resistance between all input terminals connected together, and
all output terminals connected together.
Primary Circuit — An internal circuit directly connected to an external supply mains or other equivalent source
which supplies the primary circuit electric power.
Secondary Circuit — A circuit with no direct connection to primary power, and derives its power from a separate
isolated source.
Comparative Tracking Index (CTI) — CTI is an index used for electrical insulating materials which is defined as
the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the
process that produces a partially conducting path of localized deterioration on or through the surface of an
insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher
CTI value of the insulating material, the smaller the minimum creepage distance.
Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may
arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such
sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting
break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is
generated. These sparks often cause carbonization on insulation material and lead to a carbon track between
points of different potential. This process is known as tracking.
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
15
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
SLLS965D – JULY 2009 – REVISED APRIL 2020
www.ti.com
7.0.1 Insulation:
Operational insulation — Insulation needed for the correct operation of the equipment.
Basic insulation — Insulation to provide basic protection against electric shock.
Supplementary insulation — Independent insulation applied in addition to basic insulation in order to ensure
protection against electric shock in the event of a failure of the basic insulation.
Double insulation — Insulation comprising both basic and supplementary insulation.
Reinforced insulation — A single insulation system which provides a degree of protection against electric shock
equivalent to double insulation.
7.0.2 Pollution Degree:
Pollution Degree 1 — No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.
Pollution Degree 2 — Normally, only nonconductive pollution occurs. However, a temporary conductivity caused
by condensation must be expected.
Pollution Degree 3 — Conductive pollution occurs or dry nonconductive pollution occurs which becomes
conductive due to condensation which is to be expected.
Pollution Degree 4 – Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.
7.0.3 Installation Category:
Overvoltage Category — This section is directed at insulation co-ordination by identifying the transient
overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.
I: Signal Level — Special equipment or parts of equipment.
II: Local Level — Portable equipment etc.
III: Distribution Level — Fixed installation
IV: Primary Supply Level — Overhead lines, cable systems
Each category should be subject to smaller transients than the category above.
16
Submit Documentation Feedback
Copyright © 2009–2020, Texas Instruments Incorporated
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
ISO7220A-Q1
ISO7221A-Q1
ISO7221C-Q1
www.ti.com
SLLS965D – JULY 2009 – REVISED APRIL 2020
8 REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (March 2010) to Revision C
•
Page
Added storage temperature to Abs Max table........................................................................................................................ 3
Changes from Revision C (May 2012) to Revision D
Page
•
Made editorial and cosmetic changes throughout the document .......................................................................................... 1
•
Change standard names From: 'IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1' To: 'DIN VDE V 0884-11:2017-01,
DIN EN 61010-1' and add 'IEC 62368-1' in FEATURES ....................................................................................................... 1
•
Updated REGULATORY INFORMATION table .................................................................................................................... 2
•
Changed VI voltage rating From: '-0.5 V to 6 V' To: '-0.5 V to VCC + 0.5 V' in ABSOLUTE MAXIMUM RATINGS table ..... 3
•
Added the following note to VI parameter: 'Maximum voltage must not exceed 6V' in ABSOLUTE MAXIMUM
RATINGS table....................................................................................................................................................................... 3
•
Deleted typical values (TYP) for 'Input pulse width' and 'Signaling rate' specifications in RECOMMENDED
OPERATING CONDITIONS table .......................................................................................................................................... 3
•
Added 'Ambient temperature' specification in RECOMMENDED OPERATING CONDITIONS table .................................. 3
•
Changed 'Propagation delay' maximum (MAX) limit for ISO722xA From: 480 ns To: 600 ns in SWITCHING
CHARACTERISTICS at VCC1 = VCC2 = 5 V ± 10%................................................................................................................. 4
•
Changed 'Pulse-width distortion' maximum (MAX) limit for ISO722xA From: 14 ns To: 18 ns in SWITCHING
CHARACTERISTICS at VCC1 = VCC2 = 5 V ± 10%................................................................................................................. 4
•
Changed 'ISO722xA' to 'ISO7220A' and deleted 'ISO722xC' row from 'Channel-to-channel output skew' specification
in SWITCHING CHARACTERISTICS at VCC1 = VCC2 = 5 V ± 10% ....................................................................................... 4
•
Changed 'Propagation delay' maximum (MAX) limit for ISO722xA From: 480 ns To: 585 ns in SWITCHING
CHARACTERISTICS at VCC1 = 5 V ± 10%, VCC2 = 3.3 V ± 10%........................................................................................... 5
•
Changed 'Pulse-width distortion' maximum (MAX) limit for ISO722xA From: 14 ns To: 18 ns in SWITCHING
CHARACTERISTICS at VCC1 = 5 V ± 10%, VCC2 = 3.3 V ± 10%........................................................................................... 5
•
Changed 'ISO722xA' to 'ISO7220A' and deleted 'ISO722xC' row from 'Channel-to-channel output skew' specification
in SWITCHING CHARACTERISTICS at VCC1 = 5 V ± 10%, VCC2 = 3.3 V ± 10% ................................................................. 5
•
Changed 'Propagation delay' maximum (MAX) limit for ISO722xA From: 480 ns To: 605 ns in SWITCHING
CHARACTERISTICS at VCC1 = 3.3 V ± 10%, VCC2 = 5 V ± 10%........................................................................................... 6
•
Changed 'Pulse-width distortion' maximum (MAX) limit for ISO722xA From: 18 ns To: 22 ns in SWITCHING
CHARACTERISTICS at VCC1 = 3.3 V ± 10%, VCC2 = 5 V ± 10%........................................................................................... 6
•
Changed 'ISO722xA' to 'ISO7220A' and deleted 'ISO722xC' row from 'Channel-to-channel output skew' specification
in SWITCHING CHARACTERISTICS at VCC1 = 3.3 V ± 10%, VCC2 = 5 V ± 10% ................................................................. 6
•
Changed 'Propagation delay' maximum (MAX) limit for ISO722xA From: 485 ns To: 610 ns in SWITCHING
CHARACTERISTICS at VCC1 = VCC2 = 3.3 V ± 10%.............................................................................................................. 7
•
Changed 'Pulse-width distortion' maximum (MAX) limit for ISO722xA From: 18 ns To: 22 ns in SWITCHING
CHARACTERISTICS at VCC1 = VCC2 = 3.3 V ± 10%.............................................................................................................. 7
•
Changed 'ISO722xA' to 'ISO7220A' and deleted 'ISO722xC' row from 'Channel-to-channel output skew' specification
in SWITCHING CHARACTERISTICS at VCC1 = VCC2 = 3.3 V ± 10% .................................................................................... 7
•
Changed 'Tracking resistance' TEST CONDITIONS From: DIN IEC 60112 / VDE 0303 Part 1 To: DIN EN 60112
(VDE 0303-11) in IEC PACKAGE CHARACTERISTICS table ............................................................................................. 9
•
Deleted 'IEC 60747-5-2' from INSULATIONS CHARACTERISTICS table title...................................................................... 9
•
Added 'Maximum withstanding isolation voltage' specification of 2500 VRMS in INSULATION CHARACTERISTICS
table ....................................................................................................................................................................................... 9
•
Deleted 'θJC' and 'per IEC 60747-5-2' from Figure 6 title. .................................................................................................... 11
Copyright © 2009–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ISO7220A-Q1 ISO7221A-Q1 ISO7221C-Q1
17
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
ISO7220AQDRQ1
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
7220AQ
ISO7221AQDRQ1
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
7221AQ
ISO7221CQDRQ1
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
7221CQ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
