LM2902LV-Q1, LM2904LV-Q1
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
LM290xLV-Q1 Industry Standard, Low Voltage Automotive Operational Amplifiers
1 Features
3 Description
•
The LM290xLV-Q1 family includes the dual
LM2904LV-Q1 and quad LM2902LV-Q1 operational
amplifiers, or op amps. The devices can operate in
a supply range of 2.7 V to 5.5 V.
•
•
•
•
•
•
•
•
•
•
Industry standard amplifier for cost-sensitive
systems
Low input offset voltage: ±1 mV
Common-mode voltage range includes ground
Unity-gain bandwidth: 1 MHz
Low broadband noise: 40 nV/√ Hz
Low quiescent current: 90 µA/Ch
Unity-gain stable
Operational at supply voltages from 2.7 V to 5.5 V
Offered in dual- and quad-channel variants
Robust ESD specification: 2-kV HBM, 1-kV CDM
Extended operating temperature range: –40°C to
125°C
2 Applications
•
•
•
•
•
•
•
•
•
Optimized for AEC-Q100 grade 1 applications
Infotainment and cluster
Passive safety
Body electronics and lighting
HEV/EV inverter and motor control
On-board (OBC) and wireless charger
Powertrain current sensor
Advanced driver assistance systems (ADAS)
Single-supply, low-side, unidirectional currentsensing circuit
These op amps serves as supply an alternatives
to the LM2904-Q1 and LM2902-Q1 in low-voltage
applications that are sensitive to cost. The LM290xLVQ1 devices provide better performance than the
LM290x-Q1 devices at low voltage and have lower
power consumption. The op amps are stable at unity
gain, and do not have phase reversal in overdrive
conditions. The design for ESD gives the LM290xLVQ1 family an HBM specification of 2 kV.
The LM290xLV-Q1 family is available in packages that
match industry standards. The available packages
include SOIC, VSSOP, and TSSOP packages.
Device Information
PART NUMBER (1)
LM2902LV-Q1
LM2904LV-Q1
(1)
PACKAGE
BODY SIZE (NOM)
SOIC (14)
8.65 mm × 3.91 mm
TSSOP (14)
4.40 mm × 5.00 mm
SOT23 (14)
4.20 mm × 1.90 mm
SOIC (8)
3.91 mm × 4.90 mm
VSSOP (8)
3.00 mm × 3.00 mm
For all available packages, see the orderable addendum at
the end of the data sheet.
Single-Pole, Low-Pass Filter
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 5
6.1 Absolute Maximum Ratings........................................ 5
6.2 ESD Ratings............................................................... 5
6.3 Recommended Operating Conditions.........................5
6.4 Thermal Information: LM2904LV-Q1...........................5
6.5 Thermal Information: LM2902LV-Q1...........................6
6.6 Electrical Characteristics.............................................7
6.7 Typical Characteristics................................................ 9
7 Detailed Description......................................................14
7.1 Overview................................................................... 14
7.2 Functional Block Diagram......................................... 14
7.3 Feature Description...................................................14
7.4 Device Functional Modes..........................................15
8 Application and Implementation.................................. 16
8.1 Application Information............................................. 16
8.2 Typical Application.................................................... 16
9 Power Supply Recommendations................................18
9.1 Input and ESD Protection......................................... 18
10 Layout...........................................................................19
10.1 Layout Guidelines................................................... 19
10.2 Layout Example...................................................... 19
11 Device and Documentation Support..........................20
11.1 Documentation Support.......................................... 20
11.2 Related Links.......................................................... 20
11.3 Receiving Notification of Documentation Updates.. 20
11.4 Support Resources................................................. 20
11.5 Trademarks............................................................. 20
11.6 Electrostatic Discharge Caution.............................. 20
11.7 Glossary.................................................................. 20
12 Mechanical, Packaging, and Orderable
Information.................................................................... 21
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (April 2021) to Revision B (October 2021)
Page
• Removed preview note from TSSOP (14) and SOT-23 (14) packages in Device Information table.................. 1
• Updated PW package thermal information in Thermal Information: LM2902LV-Q1 table.................................. 6
Changes from Revision * (August 2020) to Revision A (April 2021)
Page
• Deleted TSSOP (8) package information from Device Information table. ......................................................... 1
• Removed preview note from VSSOP (8) package information in Device Information table. ............................. 1
• Deleted PW package from Pin Configuration and Functions section................................................................. 3
• Added note 5 to the differential input voltage in Absolute Maximum Ratings table ........................................... 5
• Updated DGK package thermal information in Thermal Information: LM2904LV-Q1 table................................ 5
• Updated DYY package thermal information in Thermal Information: LM2902LV-Q1 table.................................6
2
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
5 Pin Configuration and Functions
OUT1
1
8
V+
IN1±
2
7
OUT2
IN1+
3
6
IN2±
V±
4
5
IN2+
Not to scale
Figure 5-1. LM2904LV-Q1 D and DGK Packages
8-Pin SOIC and VSSOP
Top View
Table 5-1. Pin Functions: LM2904LV-Q1
PIN
NAME
NO.
I/O
DESCRIPTION
IN1–
2
I
Inverting input, channel 1
IN1+
3
I
Noninverting input, channel 1
IN2–
6
I
Inverting input, channel 2
IN2+
5
I
Noninverting input, channel 2
OUT1
1
O
Output, channel 1
OUT2
7
O
Output, channel 2
V–
4
—
Negative (low) supply or ground (for single-supply operation)
V+
8
—
Positive (high) supply
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
3
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
OUT1
1
14
OUT4
IN1±
2
13
IN4±
IN1+
3
12
IN4+
V+
4
11
V±
IN2+
5
10
IN3+
IN2±
6
9
IN3±
OUT2
7
8
OUT3
Not to scale
Figure 5-2. LM2902LV-Q1 D, PW, DYY Packages
14-Pin SOIC, TSSOP, SOT-23
Top View
Table 5-2. Pin Functions: LM2902LV-Q1
PIN
NAME
4
NO.
I/O
DESCRIPTION
IN1–
2
I
Inverting input, channel 1
IN1+
3
I
Noninverting input, channel 1
IN2–
6
I
Inverting input, channel 2
IN2+
5
I
Noninverting input, channel 2
IN3–
9
I
Inverting input, channel 3
IN3+
10
I
Noninverting input, channel 3
IN4–
13
I
Inverting input, channel 4
IN4+
12
I
Noninverting input, channel 4
OUT1
1
O
Output, channel 1
OUT2
7
O
Output, channel 2
OUT3
8
O
Output, channel 3
OUT4
14
O
Output, channel 4
V–
11
—
Negative (low) supply or ground (for single-supply operation)
V+
4
—
Positive (high) supply
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6 Specifications
6.1 Absolute Maximum Ratings
over operating junction temperature range (unless otherwise noted)(1)
Supply voltage, ([V+] – [V–])
Common-mode
Voltage(2)
Signal input pins
MIN
MAX
0
6
V
(V+) + 0.5
V
(V+) – (V–) + 0.2
V
(V–) – 0.5
Differential(5)
Current(2)
–10
Output short-circuit(3) (4)
–55
Operating junction temperature, TJ
Storage temperature, Tstg
(2)
(3)
(4)
(5)
10
mA
125
°C
150
°C
150
°C
Continuous
Operating, TA
(1)
UNIT
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be
current limited to 10 mA or less.
Short-circuit to ground, one amplifier per package.
Long term continuous current limit is determined by electromigration limits
Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage above the maximum
specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC
JS-001(1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101(2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating junction temperature range (unless otherwise noted)
VS
Supply voltage [(V+) – (V–)]
VCM
Input-pin voltage range
TA
Specified temperature
MIN
MAX
2.7
5.5
UNIT
(V–) – 0.1
(V+) – 1
V
–40
125
°C
V
6.4 Thermal Information: LM2904LV-Q1
LM2904LV-Q1
THERMAL
METRIC(1)
D (SOIC)
DGK (VSSOP)
8 PINS
8 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
151.9
196.6
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
92.0
86.2
°C/W
RθJB
Junction-to-board thermal resistance
95.4
118.3
°C/W
ψJT
Junction-to-top characterization parameter
40.2
23.2
°C/W
ψJB
Junction-to-board characterization parameter
94.7
116.7
°C/W
(1)
For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
5
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.5 Thermal Information: LM2902LV-Q1
LM2902LV-Q1
THERMAL
D (SOIC)
DYY (SOT-23)
PW (TSSOP)
14 PINS
14 PINS
14 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
115.1
154.3
135.3
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
71.2
86.8
63.5
°C/W
RθJB
Junction-to-board thermal resistance
71.1
67.9
78.4
°C/W
ψJT
Junction-to-top characterization parameter
29.6
10.1
13.6
°C/W
ψJB
Junction-to-board characterization parameter
70.7
67.5
77.9
°C/W
(1)
6
METRIC(1)
For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.6 Electrical Characteristics
For VS = (V+) – (V–) = 2.7 V to 5.5 V (±1.35 V to ±2.75 V), TA = 25°C, RL = 10 kΩ connected to VS / 2, and VCM = VOUT =
VS / 2 (unless otherwise noted)
PARAMETER(1)
TEST CONDITIONS
MIN
TYP
MAX
±1
±3
UNIT
OFFSET VOLTAGE
VS = 5 V
VOS
Input offset voltage
dVOS/dT
VOS vs temperature
TA = –40°C to 125°C
PSRR
Power-supply rejection ratio
VS = 2.7 V to 5.5 V, VCM = (V–)
VS = 5 V, TA = –40°C to 125°C
±5
80
mV
±4
µV/°C
100
dB
INPUT VOLTAGE RANGE
VCM
CMRR
Common-mode voltage range
Common-mode rejection ratio
No phase reversal
(V–) – 0.1
VS = 2.7 V, (V–) – 0.1 V < VCM < (V+) – 1 V
TA = –40°C to 125°C
VS = 5.5 V, (V–) – 0.1 V < VCM < (V+) – 1 V
TA = –40°C to 125°C
(V+) – 1
V
84
dB
63
92
INPUT BIAS CURRENT
IB
Input bias current
IOS
Input offset current
VS = 5 V
±15
pA
±5
pA
NOISE
En
Input voltage noise (peak-to-peak)
ƒ = 0.1 Hz to 10 Hz, VS = 5 V
5.1
µVPP
en
Input voltage noise density
ƒ = 1 kHz, VS = 5 V
40
nV/√ Hz
2
pF
5.5
pF
INPUT CAPACITANCE
CID
Differential
CIC
Common-mode
OPEN-LOOP GAIN
AOL
Open-loop voltage gain
VS = 2.7 V, (V–) + 0.15 V < VO < (V+) – 0.15 V, RL = 2 kΩ
110
VS = 5.5 V, (V–) + 0.15 V < VO < (V+) – 0.15 V, RL = 2 kΩ
125
dB
FREQUENCY RESPONSE
GBW
Gain-bandwidth product
VS = 5 V
φm
Phase margin
VS = 5.5 V, G = +1
75
1
°
SR
Slew rate
VS = 5 V, G = +1
1.5
V/µs
tS
Settling time
tOR
To 0.1%, VS = 5 V, 2-V step, G = 1, CL = 100 pF
4
To 0.01%, VS = 5 V, 2-V step, G = 1, CL = 100 pF
5
Overload recovery time
VS = 5 V, VIN × gain > VS
1
Total harmonic distortion + noise
VS = 5.5 V, VCM = 2.5 V, VO = 1 VRMS, G = 1, ƒ = 1 kHz,
80-kHz measurement BW
VOH
Voltage output swing from positive supply
RL ≥ 2 kΩ, TA = –40°C to 125°C
VOL
Voltage output swing from negative supply RL ≤ 10 kΩ, TA = –40°C to 125°C
ISC
Short-circuit current
VS = 5.5 V
ZO
Open-loop output impedance
VS = 5 V, ƒ = 1 MHz
THD+N
MHz
µs
µs
0.005%
OUTPUT
1
V
40
75
mV
±40
mA
1200
Ω
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
7
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.6 Electrical Characteristics (continued)
For VS = (V+) – (V–) = 2.7 V to 5.5 V (±1.35 V to ±2.75 V), TA = 25°C, RL = 10 kΩ connected to VS / 2, and VCM = VOUT =
VS / 2 (unless otherwise noted)
PARAMETER(1)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER SUPPLY
VS
IQ
(1)
8
Specified voltage range
Quiescent current per amplifier
2.7 (±1.35)
IO = 0 mA, VS = 5.5 V
IO = 0 mA, VS = 5.5 V, TA = –40°C to 125°C
5.5 (±2.75)
90
150
160
V
µA
Overtemperature limits are assuredy by characterization.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.7 Typical Characteristics
at TA = 25°C, V+ = 2.75 V, V– = –2.75 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise
noted)
10
160
8
140
6
120
2
Gain (dB)
IB and IOS (pA)
4
0
IBIB+
IOS
-2
-4
100
80
60
40
-6
20
-8
-10
-3 -2.5 -2 -1.5 -1 -0.5 0 0.5 1 1.5
Common-Mode Voltage (V)
2
2.5
0
-40
3
100
60
80
40
60
20
40
0
20
Open-Loop Voltage Gain (dB)
80
Gain
Phase
20
40
60
80
Temperature (qC)
100
120
140
D008
160
Phase (q)
Gain (dB)
120
140
120
100
80
60
40
20
0
-3
0
100k
Frequency (Hz)
0
Figure 6-2. Open-Loop Gain vs Temperature
100
10k
-20
D007
Figure 6-1. IB and IOS vs Common-Mode Voltage
-20
1k
VS = 5.5 V
VS = 2.5 V
-2
1M
-1
0
1
Output Voltage (V)
2
3
D010
D009
CL = 10 pF
Figure 6-4. Open-Loop Gain vs Output Voltage
Figure 6-3. Open-Loop Gain and Phase vs Frequency
80
Gain = 1
Gain = 1
Gain = 10
Gain = 100
Gain = 1000
70
60
Gain (dB)
50
40
30
20
10
0
-10
-20
100
1k
10k
100k
Frequency (Hz)
1M
D011
CL = 10 pF
Figure 6-5. Closed-Loop Gain vs Frequency
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
9
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.7 Typical Characteristics (continued)
at TA = 25°C, V+ = 2.75 V, V– = –2.75 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise
noted)
120
2
Power Supply Rejection Ratio (dB)
1.5
Output Voltage (V)
1
0.5
-40 qC
25 qC
85 qC
125 qC
0
-0.5
-1
-1.5
-2
-2.5
80
60
40
20
-3
0
5
10
15
20
25
30
35
Output Current (mA)
40
45
0
100
50
D012
Figure 6-6. Output Voltage vs Output Current (Claw)
10k
Frequency (Hz)
100k
1M
D013
120
Common-Mode Rejection Ratio (dB)
Power Supply Rejection Ratio (dB)
1k
Figure 6-7. PSRR vs Frequency
120
100
80
60
40
20
0
-40
PSRR+
PSRR
100
-20
0
20
40
60
80
Temperature (qC)
100
120
100
80
60
40
20
0
100
140
1k
D014
10k
Frequency (Hz)
100k
1M
D015
VS = 2.7 V to 5.5 V
Figure 6-8. DC PSRR vs Temperature
Figure 6-9. CMRR vs Frequency
100
Amplitude (1 PV/div)
Common-Mode Rejection Ratio (dB)
120
80
60
40
20
0
-40
VS = 2.7 V
VS = 5.5 V
-20
0
20
40
60
80
Temperature (qC)
100
120
140
Time (1 s/div)
D016
D017
VCM = (V–) – 0.1 V to (V+) – 1.5 V
Figure 6-10. DC CMRR vs Temperature
10
Figure 6-11. 0.1-Hz to 10-Hz Integrated Voltage Noise
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.7 Typical Characteristics (continued)
-50
140
120
-60
100
THD + N (dB)
Input Voltage Noise Spectral Density (nV/—Hz)
at TA = 25°C, V+ = 2.75 V, V– = –2.75 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise
noted)
80
60
40
-70
-80
-90
RL = 2K
RL = 10K
20
-100
100
0
10
100
1k
Frequency (Hz)
10k
1k
Frequency (Hz)
100k
VS = 5.5 V
BW = 80 kHz
D018
Figure 6-12. Input Voltage Noise Spectral Density
10k
D019
VCM = 2.5 V
VOUT = 0.5 VRMS
G=1
Figure 6-13. THD + N vs Frequency
100
0
G = +1, RL = 2 k:
G = +1, RL = 10 k:
G = 1, RL = 2 k:
G = 1, RL = 10 k:
Quiescent Current (PA)
THD + N (dB)
-20
-40
-60
-80
-100
0.001
0.01
VS = 5.5 V
G=1
0.1
Amplitude (V RMS)
1
2
3
3.5
4
4.5
Voltage Supply (V)
5
5.5
D021
Figure 6-15. Quiescent Current vs Supply Voltage
2000
Open-Loop Output Impedance (:)
100
Quiescent Current (PA)
70
f = 1 kHz
Figure 6-14. THD + N vs Amplitude
90
80
70
60
-40
80
60
2.5
D020
VCM = 2.5 V
BW = 80 kHz
90
-20
0
20
40
60
80
Temperature (qC)
100
120
Figure 6-16. Quiescent Current vs Temperature
140
1800
1600
1400
1200
1000
800
600
400
200
0
1k
10k
100k
Frequency (Hz)
1M
10M
D023
D022
Figure 6-17. Open-Loop Output Impedance vs Frequency
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
11
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.7 Typical Characteristics (continued)
50
50
45
45
40
40
35
35
Overshoot (%)
Overshoot (%)
at TA = 25°C, V+ = 2.75 V, V– = –2.75 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise
noted)
30
25
20
30
25
20
15
15
10
10
Overshoot (+)
Overshoot (–)
5
Overshoot (+)
Overshoot (–)
5
0
0
0
200
G=1
400
600
Capacitance Load (pF)
800
1000
0
200
D024
VIN = 100 mVpp
G = –1
Figure 6-18. Small Signal Overshoot vs Capacitive Load
400
600
Capacitance Load (pF)
800
1000
D025
VIN = 100 mVpp
Figure 6-19. Small Signal Overshoot vs Capacitive Load
90
VOUT
VIN
80
Amplitude (1 V/div)
Phase Margin (q)
70
60
50
40
30
20
10
0
0
200
400
600
Capacitance Load (pF)
800
1000
Time (100 Ps/div)
D026
D027
G=1
Figure 6-20. Phase Margin vs Capacitive Load
VIN = 6.5 VPP
Figure 6-21. No Phase Reversal
VOUT
VIN
Amplitude (1 V/div)
Voltage (20 mV/div)
VOUT
VIN
Time (20 Ps/div)
Time (10 Ps/div)
D028
G = –10
VIN = 600 mVPP
Figure 6-22. Overload Recovery
12
D029
G=1
VIN = 100 mVPP
CL = 10 pF
Figure 6-23. Small-Signal Step Response
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
6.7 Typical Characteristics (continued)
at TA = 25°C, V+ = 2.75 V, V– = –2.75 V, RL = 10 kΩ connected to VS / 2, VCM = VS / 2, and VOUT = VS / 2 (unless otherwise
noted)
Voltage (1 V/div)
Output Voltage (1 mV/div)
VOUT
VIN
Time (10 Ps/div)
Time (1 μs/div)
D030
G=1
CL = 10 pF
D031
VIN = 4 VPP
G=1
Figure 6-24. Large-Signal Step Response
CL = 100 pF
2-V step
Figure 6-25. Large-Signal Settling Time (Negative)
80
Short Circuit Current (mA)
Output Voltage (1 mV/div)
60
40
20
0
-20
-40
-60
-80
-40
Time (1 Ps/div)
Sinking
Sourcing
-20
0
D032
G=1
CL = 100 pF
100
120
D033
Figure 6-27. Short-Circuit Current vs Temperature
0
120
-20
Channel Separation (dB)
140
100
EMIRR (dB)
80
2-V step
Figure 6-26. Large-Signal Settling Time (Positive)
80
60
40
20
0
10M
20
40
60
Temperature (qC)
-40
-60
-80
-100
-120
100M
1G
Frequency (Hz)
10G
-140
1k
10k
D035
Figure 6-28. Electromagnetic Interference Rejection Ratio
Referred to Noninverting Input (EMIRR+) vs Frequency
100k
Frequency (Hz)
1M
10M
D036
Figure 6-29. Channel Separation
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
13
LM2902LV-Q1, LM2904LV-Q1
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
www.ti.com
7 Detailed Description
7.1 Overview
The LM290xLV-Q1 family of low-power op amps is intended for cost-optimized systems. These devices operate
from 2.7 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose automotive
applications. The input common-mode voltage range includes the negative rail and allows the LM290xLV-Q1
family to be used in many single-supply applications.
7.2 Functional Block Diagram
7.3 Feature Description
7.3.1 Operating Voltage
The LM290xLV-Q1 family of op amps is specified for operation from 2.7 V to 5.5 V. In addition, many
specifications apply from –40°C to 125°C. Parameters that vary significantly with operating voltages or
temperature are shown in the Electrical Characteristics section.
7.3.2 Common-Mode Input Range Includes Ground
The input common-mode voltage range of the LM290xLV-Q1 family extends to the negative supply rail and
within 1 V below the positive rail for the full supply voltage range of 2.7 V to 5.5 V. This performance is achieved
with a P‑channel differential pair, as shown in the Functional Block Diagram. Additionally, a complementary
N‑channel differential pair has been included in parallel to eliminate issues with phase reversal that are common
with previous generations of op amps. However, the N-channel pair is not optimized for operation, and significant
performance degradation occurs while this pair is operational. TI recommends limiting any voltage applied at the
inputs to at least 1 V below the positive supply rail (V+) to ensure that the op amp conforms to the specifications
detailed in the Electrical Characteristics section.
7.3.3 Overload Recovery
Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated
state to a linear state. The output transistors of the operational amplifier enter a saturation region when the
output voltage exceeds the specified output voltage swing, because of the high input voltage or the high gain.
14
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
After the device enters the saturation region, the charge carriers in the output transistors require time to return to
the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew
rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time
and the slew time. The overload recovery time for the LM290xLV-Q1 family is typically 1 µs.
7.3.4 Electrical Overstress
Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress.
These questions tend to focus on the device inputs, but can also involve the supply voltage pins. Each of
these different pin functions has electrical stress limits determined by the voltage breakdown characteristics of
the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal
electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events
both before and during product assembly.
Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is
helpful. Figure 7-1 shows the ESD circuits contained in the LM290xLV-Q1. The ESD protection circuitry involves
several current-steering diodes connected from the input and output pins and routed back to the internal power
supply lines, where they meet at an absorption device internal to the operational amplifier. This protection
circuitry is intended to remain inactive during normal circuit operation.
V+
Power Supply
ESD Cell
+IN
+
±
± IN
OUT
V±
Figure 7-1. Equivalent Internal ESD Circuitry
7.3.5 EMI Susceptibility and Input Filtering
Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational
amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The Figure 6-28 plot illustrates
the performance of the LM290xLV-Q1 family's EMI filters across a wide range of frequencies. For more detailed
information, see EMI Rejection Ratio of Operational Amplifiers available for download from www.ti.com.
7.4 Device Functional Modes
The LM290xLV-Q1 family has a single functional mode. The devices are powered on as long as the powersupply voltage is between 2.7 V (±1.35 V) and 5.5 V (±2.75 V).
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
15
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
8 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
8.1 Application Information
The LM290xLV-Q1 devices are a family of low-power, cost-optimized operational amplifiers. The devices operate
from 2.7 V to 5.5 V, are unity-gain stable, and are suitable for a wide range of general-purpose automotive
applications. The input common-mode voltage range includes the negative rail, and allows the LM290xLV-Q1 to
be used in any single-supply applications.
8.2 Typical Application
Figure 8-1 shows the LM290xLV-Q1 device configured in a low-side current sensing application.
VBUS
ILOAD
Z LOAD
5V
+
VOUT
í
+
RSHUNT
0.1 Ÿ
VSHUNT
í
RF
255 NŸ
RG
7.5 NŸ
Figure 8-1. LM290xLV-Q1 Device in a Low-Side, Current-Sensing Application
8.2.1 Design Requirements
The design requirements for this design are:
• Load current: 0 A to 1 A
• Output voltage: 3.5 V
• Maximum shunt voltage: 100 mV
8.2.2 Detailed Design Procedure
The transfer function of the circuit in Figure 8-1 is given in Equation 1:
VOUT
ILOAD u RSHUNT u Gain
(1)
The load current (ILOAD) produces a voltage drop across the shunt resistor (RSHUNT). The load current is set
from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest allowable shunt
resistor is shown using Equation 2:
RSHUNT
16
VSHUNT _ MAX
ILOAD _ MAX
100mV
1A
100m:
Submit Document Feedback
(2)
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
Using Equation 2, RSHUNT is calculated to be 100 mΩ. The voltage drop produced by ILOAD and RSHUNT is
amplified by the LM290xLV-Q1 device to produce an output voltage of approximately 0 V to 3.5 V. The gain
needed by the LM290xLV-Q1 to produce the necessary output voltage is calculated using Equation 3:
Gain
VOUT _ MAX
VIN _ MAX
VOUT _ MIN
VIN _ MIN
(3)
Using Equation 3, the required gain is calculated to be 35 V/V, which is set with resistors RF and RG. Equation 4
sizes the resistors RF and RG, to set the gain of the LM290xLV-Q1 device to 35 V/V.
Gain 1
RF
RG
(4)
8.2.3 Application Curve
Selecting RF as 255 kΩ and RG as 7.5 kΩ provides a combination that equals 35 V/V. Figure 8-2 shows the
measured transfer function of the circuit shown in Figure 8-1. Notice that the gain is only a function of the
feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors
values are determined by the impedance levels that the designer wants to establish. The impedance level
determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no
optimal impedance selection that works for every system, you must choose an impedance that is ideal for your
system parameters.
3.5
3
Output (V)
2.5
2
1.5
1
0.5
0
0
0.1
0.2
0.3
0.4
0.5 0.6
ILOAD (A)
0.7
0.8
0.9
1
Outp
Figure 8-2. Low-Side, Current-Sense Transfer Function
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
17
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
9 Power Supply Recommendations
The LM290xLV-Q1 family is specified for operation from 2.7 V to 5.5 V (±1.35 V to ±2.75 V); many specifications
apply from –40°C to 125°C. The Electrical Characteristics section presents parameters that may exhibit
significant variance with regard to operating voltage or temperature.
CAUTION
Supply voltages larger than 6 V may permanently damage the device; see the Absolute Maximum
Ratings section.
Place 0.1-µF bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the Layout
Guidelines section.
9.1 Input and ESD Protection
The LM290xLV-Q1 family incorporates internal ESD protection circuits on all pins. For input and output pins,
this protection primarily consists of current-steering diodes connected between the input and power-supply pins.
These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to
10 mA, as stated in the Absolute Maximum Ratings section. Figure 9-1 shows how a series input resistor can be
added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier
input and the value must be kept to a minimum in noise-sensitive applications.
V+
IOVERLOAD
10-mA maximum
Device
VOUT
VIN
5 kW
Figure 9-1. Input Current Protection
18
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
10 Layout
10.1 Layout Guidelines
For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:
•
•
•
•
•
•
•
•
Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of the op amp
itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources
local to the analog circuitry.
– Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as
close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective
methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care
to physically separate digital and analog grounds. Use thermal signatures or EMI measurement techniques
to determine where the majority of the ground current is flowing and be sure to route this path away from
sensitive analog circuitry.
To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
these traces cannot be kept separate, crossing the sensitive trace at a 90° angle is much better as opposed
to running the traces in parallel with the noisy trace.
Place the external components as close to the device as possible, as shown in Figure 10-2. Keeping RF and
RG close to the inverting input minimizes parasitic capacitance.
Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive
part of the circuit.
Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly reduce
leakage currents from nearby traces that are at different potentials.
Cleaning the PCB following board assembly is recommended for best performance.
Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended
to remove moisture introduced into the device packaging during the cleaning process. A low-temperature,
post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.
10.2 Layout Example
+
VIN 1
+
VIN 2
VOUT 1
RG
VOUT 2
RG
RF
RF
Figure 10-1. Schematic Representation
Place components
close to device and to
each other to reduce
parasitic errors .
OUT 1
VS+
OUT1
Use low-ESR,
ceramic bypass
capacitor . Place as
close to the device
as possible .
GND
V+
RF
OUT 2
GND
IN1 ±
OUT2
IN1 +
IN2 ±
RF
RG
VIN 1
GND
RG
V±
Use low-ESR,
ceramic bypass
capacitor . Place as
close to the device
as possible .
GND
VS±
IN2 +
Ground (GND) plane on another layer
VIN 2
Keep input traces short
and run the input traces
as far away from
the supply lines
as possible .
Figure 10-2. Layout Example
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
19
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For related documentation, see the following:
•
Texas Instruments, EMI Rejection Ratio of Operational Amplifiers
11.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
Table 11-1. Related Links
PARTS
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
LM2902LV-Q1
Click here
Click here
Click here
Click here
Click here
LM2904LV-Q1
Click here
Click here
Click here
Click here
Click here
11.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
11.4 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.5 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
11.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
11.7 Glossary
TI Glossary
20
This glossary lists and explains terms, acronyms, and definitions.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
LM2902LV-Q1, LM2904LV-Q1
www.ti.com
SBOS987B – AUGUST 2020 – REVISED OCTOBER 2021
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: LM2902LV-Q1 LM2904LV-Q1
21
PACKAGE OPTION ADDENDUM
www.ti.com
9-Sep-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
LM2902LVQDRQ1
ACTIVE
SOIC
D
14
2500
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
LM2902Q
Samples
LM2902LVQDYYRQ1
ACTIVE
SOT-23-THIN
DYY
14
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LM2902Q
Samples
LM2902LVQPWRQ1
ACTIVE
TSSOP
PW
14
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LM2902
Samples
LM2904LVQDGKRQ1
ACTIVE
VSSOP
DGK
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
27ET
Samples
LM2904LVQDRQ1
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
L2904Q
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
