Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
LM3940 1-A Low-Dropout Regulator for 5-V to 3.3-V Conversion
1 Features
3 Description
•
•
•
•
•
•
•
The LM3940 is a 1-A low-dropout regulator designed
to provide 3.3 V from a 5-V supply.
1
Input Voltage Range: 4.5 V to 5.5 V
Output Voltage Specified over Temperature
Excellent Load Regulation
Specified 1-A Output Current
Requires only One External Component
Built-in Protection against Excess Temperature
Short-Circuit Protected
2 Applications
•
•
Laptop and Desktop Computers
Logic Systems
The LM3940 is ideally suited for systems which
contain both 5-V and 3.3-V logic, with prime power
provided from a 5-V bus.
Because the LM3940 is a true low dropout regulator,
it can hold its 3.3-V output in regulation with input
voltages as low as 4.5 V.
The TO-220 package of the LM3940 means that in
most applications the full 1 A of load current can be
delivered without using an additional heatsink.
The surface mount DDPAK/TO-263 package uses
minimum board space, and gives excellent power
dissipation capability when soldered to a copper
plane on the PC board.
Device Information(1)
PART NUMBER
LM3940
PACKAGE
BODY SIZE (NOM)
SOT-223 (4)
6.50 mm x 3.50 mm
DDPAK/TO-263 (3) 10.18 mm x 8.41 mm
TO-220 (3)
14.986 mm x 10.16 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Simplified Schematic
*Required if regulator is located more than 1 inch from the power supply filter capacitor or if battery power is used.
**See Application and Implementation.
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 8
7.1
7.2
7.3
7.4
Overview ...................................................................
Functional Block Diagram .........................................
Feature Description...................................................
Device Functional Modes..........................................
8
8
8
8
8
Application and Implementation .......................... 9
8.1 Application Information.............................................. 9
8.2 Typical Application .................................................... 9
9 Power Supply Recommendations...................... 11
10 Layout................................................................... 11
10.1 Layout Guidelines ................................................. 11
10.2 Layout Example .................................................... 11
10.3 Heatsinking ........................................................... 11
11 Device and Documentation Support ................. 15
11.1
11.2
11.3
11.4
11.5
11.6
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
15
15
15
15
15
15
12 Mechanical, Packaging, and Orderable
Information ........................................................... 15
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (November 2014) to Revision G
Page
•
Changed pin names to TI nomenclature ................................................................................................................................ 1
•
Deleted soldering information from Ab Max; this info is in POA ........................................................................................... 4
•
Changed Handling Ratings table to ESD Ratings table; move storage temp to Ab Max ...................................................... 4
•
Changed values in Input supply voltage row, ROC table ...................................................................................................... 4
•
Changed IL to IOUT .................................................................................................................................................................. 5
Changes from Revision E (March 2013) to Revision F
•
Added Device Information and Handling Rating tables, Feature Description, Device Functional Modes, Application
and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and
Mechanical, Packaging, and Orderable Information sections; moved some curves to Application Curves section;
update thermal values ............................................................................................................................................................ 1
Changes from Revision D (March 2013) to Revision E
•
2
Page
Page
Changed layout of National Data Sheet to TI format ........................................................................................................... 14
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
5 Pin Configuration and Functions
3-Pin
TO-220 Package
Front View
4-Pin
SOT-223
Front View
3-Pin
DDPAK/TO-263 Package
Front View
Pin Functions
PIN
NAME
I/O
DESCRIPTION
TO-220
TO-263
SOT-223
IN
1
1
1
I
GND
2
2
2, 4
—
Common ground
OUT
3
3
3
O
Output voltage. A 33-µF low ESR capacitor should be
connected to this pin.
Input voltage supply. A 0.47-µF capacitor should be connected
at this input.
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
3
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
Power dissipation (2)
UNIT
Internally
Limited
Input supply voltage
–0.3
7.5
V
Storage temperature, Tstg
−65
150
°C
(1)
(2)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The maximum allowable power dissipation is a function of the maximum junction temperature, TJ, the junction-to-ambient thermal
resistance, RθJA, and the ambient temperature, TA. Exceeding the maximum allowable power dissipation will cause excessive die
temperature, and the regulator will go into thermal shutdown. The value of RθJA (for devices in still air with no heatsink) is 23.3°C/W for
the TO-220 package, 40.9°C/W for the DDPAK/TO-263 package, and 59.3°C/W for the SOT-223 package. The effective value of RθJA
can be reduced by using a heatsink (see Heatsinking for specific information on heatsinking).
6.2 ESD Ratings
VALUE
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
V(ESD)
(1)
(2)
Electrostatic discharge
(1)
UNIT
±2000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
V
±500
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
Junction temperature, TJ
–40
125
°C
Input supply voltage, VIN
4.5
5.5
V
6.4 Thermal Information
LM3940
THERMAL METRIC
(1)
SOT-223
(DCY)
TO-263 (KTT)
TO-220 (NDE)
UNIT
4 PINS
3 PINS
3 PINS
RθJA
Junction-to-ambient thermal resistance, High-K
59.3
40.9
23.3
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
38.9
43.5
16.1
°C/W
RθJB
Junction-to-board thermal resistance
8.1
23.5
4.8
°C/W
ψJT
Junction-to-top characterization parameter
1.7
10.3
2.7
°C/W
ψJB
Junction-to-board characterization parameter
8.0
22.5
4.8
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
0.8
1.1
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
6.5 Electrical Characteristics
Over operating free-air temperature range, VIN = 5 V, IOUT = 1 A, COUT = 33 μF (unless otherwise noted). Limits apply for TJ =
25°C, unless otherwise specified in the Test Conditions column. (1)
PARAMETER
VOUT
Output voltage
ûVOUT
ûVIN
Line regulation
ûVOUT
ûIOUT
Load regulation
ZOUT
Output impedance
IQ
Quiescent current
en
Output noise voltage
Dropout voltage (2)
VDO
IOUT(SC)
(1)
(2)
Short-circuit current
MIN
TYP
MAX
5 mA ≤ IOUT ≤ 1 A, TJ = 25°C
TEST CONDITIONS
3.20
3.3
3.40
5 mA ≤ IOUT ≤ 1 A,
–40°C ≤ TJ ≤ 125°C
3.13
3.47
IOUT = 5 mA
4.5 V ≤ VIN ≤ 5.5 V
20
40
50 mA ≤ IOUT ≤ 1 A, TJ = 25°C
35
50
50 mA ≤ IOUT ≤ 1 A
–40°C ≤ TJ ≤ 125°C
35
80
IOUT (DC) = 100 mA
IOUT (AC) = 20 mA (rms)
ƒ = 120 Hz
35
4.5 V ≤ VIN ≤ 5.5 V, IOUT = 5
mA, TJ = 25°C
10
15
4.5 V ≤ VIN ≤ 5.5 V, IOUT = 5
mA
–40°C ≤ TJ ≤ 125°C
10
20
V
mV
mΩ
mA
VIN = 5 V, IOUT = 1 A, TJ =
25°C
110
200
VIN = 5 V, IOUT = 1 A
–40°C ≤ TJ ≤ 125°C
110
250
ƒBW = 10 Hz – 100 kHz
IOUT = 5 mA
150
IOUT = 1 A, TJ = 25°C
0.5
0.8
IOUT = 1 A
–40°C ≤ TJ ≤ 125°C
0.5
1
IOUT = 100 mA, TJ = 25°C
110
150
IOUT = 100 mA
–40°C ≤ TJ ≤ 125°C
110
200
RL = 0
UNIT
1.2
1.7
μV(rms)
V
mV
A
All limits specified for TJ = 25°C are 100% tested and are used to calculate Outgoing Quality Levels. All limits at temperature extremes
are verified via correlation using standard Statistical Quality Control (SQC) methods.
Dropout voltage is defined as the input-output differential voltage where the regulator output drops to a value that is 100 mV below the
value that is measured at VIN = 5 V.
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
5
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
6.6 Typical Characteristics
At TJ=25°C, unless otherwise noted.
6
Figure 1. Dropout Voltage
Figure 2. Dropout Voltage vs. Temperature
Figure 3. Output Voltage vs. Temperature
Figure 4. Quiescent Current vs. Temperature
Figure 5. Quiescent Current vs. VIN
Figure 6. Quiescent Current vs. Load
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
Typical Characteristics (continued)
At TJ=25°C, unless otherwise noted.
Figure 7. Ripple Rejection
Figure 8. Output Impedance
Figure 9. Peak Output Current
Figure 10. Low Voltage Behavior
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
7
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
7 Detailed Description
7.1 Overview
The LM3940 is a low dropout regulator capable of sourcing a 1-A load. The LM3940 provides 3.3 V from 5-V
supply. LM3940 is ideally suited for system which contain both 5-V and 3.3-V logic, with prime power provided
from a 5-V bus.
7.2 Functional Block Diagram
IN
OUT
OVSD
(§ 30V)
Current
Limit
Thermal
Shutdown
PNP
+
Bandgap
Reference
GND
7.3 Feature Description
7.3.1 Output Voltage Accuracy
Output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal
output voltage. This accuracy error includes the errors introduced by line and load regulation across the full
range of rated load and line operating conditions, unless otherwise specified by the Electrical Characteristics.
7.3.2 Short-Circuit Protection
The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events.
During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls when load
impedance decreases. Note also that if a current limit occurs and the resulting output voltage is low, excessive
power may be dissipated across the LDO, resulting in a thermal shutdown of the output.
7.3.3 Thermal Protection
The LM3940 contains a thermal shutdown protection circuit to turn off the output current when excessive heat is
dissipated in the LDO. The thermal time-constant of the semiconductor die is fairly short, and thus the output
cycles on and off at a high rate when thermal shutdown is reached until the power dissipation is reduced.
The internal protection circuit of LM3940 is designed to protect against thermal overload conditions. The circuit is
not intended to replace proper heat sinking. Continuously running the device into thermal shutdown degrades its
reliability.
7.4 Device Functional Modes
7.4.1 Operation with VIN = 5 V
The device operates at input voltage is 5 V and output voltage is 3.3 V. The LM3940 is a true low dropout
regulator, it can hold its 3.3-V output in regulation with input voltages as low as 4.5 V.
8
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LM3940 is a linear voltage regulator operating from 5 V on the input and regulates voltage to 3.3V with 1-A
maximum output current. This device is suited for system which contain both 5-V and 3.3-V logic, with prime
power provided from a 5-V bus.
8.2 Typical Application
*Required if regulator is located more than 1″ from the power supply filter capacitor or if battery power is used.
**See Detailed Design Procedure.
Figure 11. Typical Application
8.2.1 Design Requirements
DESIGN PARAMETER
EXAMPLE VALUE
Input voltage
5 V, ± 10%
Output voltage
3.3 V, ±3%
Output current
1A
8.2.2 Detailed Design Procedure
8.2.2.1 External Capacitors
The output capacitor is critical to maintaining regulator stability, and must meet the required conditions for both
equivalent series resistance (ESR) and minimum amount of capacitance.
8.2.2.1.1 Minimum Capacitance
The minimum output capacitance required to maintain stability is 33 μF (this value may be increased without
limit). Larger values of output capacitance will give improved transient response.
8.2.2.1.2 ESR Limits
The ESR of the output capacitor will cause loop instability if it is too high or too low. The acceptable range of
ESR plotted versus load current is shown in Figure 12. It is essential that the output capacitor meet these
requirements, or oscillations can result.
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
9
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
Figure 12. ESR Limits
It is important to note that for most capacitors, ESR is specified only at room temperature. However, the designer
must ensure that the ESR will stay inside the limits shown over the entire operating temperature range for the
design.
For aluminum electrolytic capacitors, ESR will increase by about 30X as the temperature is reduced from 25°C to
−40°C. This type of capacitor is not well-suited for low temperature operation.
Solid tantalum capacitors have a more stable ESR over temperature, but are more expensive than aluminum
electrolytics. A cost-effective approach sometimes used is to parallel an aluminum electrolytic with a solid
tantalum, with the total capacitance split about 75/25% with the aluminum being the larger value.
If two capacitors are paralleled, the effective ESR is the parallel of the two individual values. The “flatter” ESR of
the Tantalum will keep the effective ESR from rising as quickly at low temperatures.
8.2.3 Application Curves
Figure 13. Line Transient Response
10
Submit Documentation Feedback
Figure 14. Load Transient Response
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
9 Power Supply Recommendations
The LM3940 is designed to operate from an 5-V input voltage supply. This input supply must be well regulated. If
the input supply is noisy, additional input capacitors with low ESR can help improve the output noise
performance.
10 Layout
10.1 Layout Guidelines
For best overall performance, place all the circuit components on the same side of the circuit board and as near
as practical to the respective LDO pin connections. Place ground return connections to the input and output
capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side,
copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and
negatively affects system performance. This grounding and layout scheme minimizes inductive parasitic, and
thereby reduces load-current transients, minimizes noise, and increases circuit stability.
A ground reference plane is also recommended and is either embedded in the PCB itself or located on the
bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output
voltage, shield noise, and behaves similar to a thermal plane to spread heat from the LDO device. In most
applications, this ground plane is necessary to meet thermal requirements.
10.2 Layout Example
4 (TAB)
VOUT
IN
3
GND 2
1
VIN
OUT
GND
Figure 15. LM3940 Layout Example
10.3 Heatsinking
A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of
the application. Under all possible operating conditions, the junction temperature must be within the range
specified under Absolute Maximum Ratings.
To determine if a heatsink is required, the power dissipated by the regulator, PD, must be calculated.
Figure 16 shows the voltages and currents which are present in the circuit, as well as the formula for calculating
the power dissipated in the regulator:
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
11
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
Heatsinking (continued)
IIN = IOUT + IG
PD = (VIN − VOUT) IOUT + (VIN) IG
Figure 16. Power Dissipation Diagram
The next parameter which must be calculated is the maximum allowable temperature rise, TR(max). This is
calculated by using the formula:
TR (max) = TJ (max) − TA (max)
Where: TJ (max) is the maximum allowable junction temperature, which is 125°C for commercial grade parts.
TA (max) is the maximum ambient temperature which will be encountered in the application.
Using the calculated values for TR(max) and PD, the maximum allowable value for the junction-to-ambient
thermal resistance, Rθ(JA), can now be found:
Rθ(JA) = TR (max)/PD
IMPORTANT: If the maximum allowable value for θ(JA) is found to be ≥ 23.3°C/W for the TO-220 package, ≥
40.9°C/W for the DDPAK/TO-263 package, or ≥59.3°C/W for the SOT-223 package, no heatsink is needed since
the package alone will dissipate enough heat to satisfy these requirements.
If the calculated value for θ(JA)falls below these limits, a heatsink is required.
10.3.1 Heatsinking TO-220 Package Parts
The TO-220 can be attached to a typical heatsink, or secured to a copper plane on a PC board. If a copper plane
is to be used, the values of Rθ(JA) will be the same as shown in the Heatsinking DDPAK/TO-263 and SOT-223
Package Parts section for the DDPAK/TO-263.
If a manufactured heatsink is to be selected, the value of heatsink-to-ambient thermal resistance, Rθ(H−A), must
first be calculated:
Rθ(H−A) = Rθ(JA) − Rθ(C−H) − Rθ(J−C)
Where: Rθ(J−C) is defined as the thermal resistance from the junction to the surface of the case. A value of 4°C/W
can be assumed for θ(J−C) for this calculation.
Rθ(C−H)
is defined as the thermal resistance between the case and the surface of the heatsink. The value of
θ(C−H) will vary from about 1.5°C/W to about 2.5°C/W (depending on method of attachment,
insulator, etc.). If the exact value is unknown, 2°C/W should be assumed for θ(C−H).
When a value for Rθ(H−A) is found using the equation shown above, a heatsink must be selected that has a value
that is less than or equal to this number.
Rθ(H−A) is specified numerically by the heatsink manufacturer in the catalog, or shown in a curve that plots
temperature rise vs. power dissipation for the heatsink.
10.3.2 Heatsinking DDPAK/TO-263 and SOT-223 Package Parts
Both the DDPAK/TO-263 (KTT) and SOT-223 (DCY) packages use a copper plane on the PCB and the PCB
itself as a heatsink. To optimize the heat sinking ability of the plane and PCB, solder the tab of the package to
the plane.
Figure 17 shows for the DDPAK/TO-263 the measured values of Rθ(JA) for different copper area sizes using a
typical PCB with 1 ounce copper and no solder mask over the copper area used for heatsinking.
12
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
Heatsinking (continued)
Figure 17. Rθ(JA) vs. Copper (1 ounce) Area for the DDPAK/TO-263 Package
As shown in Figure 17, increasing the copper area beyond 1 square inch produces very little improvement. It
should also be observed that the minimum value of Rθ(JA) for the DDPAK/TO-263 package mounted to a PCB is
32°C/W.
As a design aid, Figure 18 shows the maximum allowable power dissipation compared to ambient temperature
for the DDPAK/TO-263 device (assuming Rθ(JA) is 35°C/W and the maximum junction temperature is 125°C).
Figure 18. Maximum Power Dissipation vs. TAMB for the DDPAK/TO-263 Package
Figure 19 and Figure 20 show the information for the SOT-223 package. Figure 20 assumes a Rθ(JA) of 74°C/W
for 1 ounce copper and 51°C/W for 2 ounce copper and a maximum junction temperature of 125°C.
Figure 19. Rθ(JA) vs. Copper (2 ounce) Area for the SOT-223 Package
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
13
LM3940
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
www.ti.com
Heatsinking (continued)
Figure 20. Maximum Power Dissipation vs. TAMB for the SOT-223 Package
Please see AN-1028 Maximum Power Enhancement Techniques for Power Packages, SNVA036 for power
enhancement techniques to be used with the SOT-223 package.
14
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
LM3940
www.ti.com
SNVS114G – MAY 1999 – REVISED FEBRUARY 2015
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For related documentation see the following:
AN-1028 Maximum Power Enhancement Techniques for Power Packages, SNVA036
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 1999–2015, Texas Instruments Incorporated
Product Folder Links: LM3940
15
PACKAGE OPTION ADDENDUM
www.ti.com
12-Oct-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
LM3940IMP-3.3
NRND
SOT-223
DCY
4
1000
Non-RoHS
& Green
Call TI
Level-1-260C-UNLIM
-40 to 125
L52B
LM3940IMP-3.3/NOPB
ACTIVE
SOT-223
DCY
4
1000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
L52B
LM3940IMPX-3.3
NRND
SOT-223
DCY
4
2000
Non-RoHS
& Green
Call TI
Level-1-260C-UNLIM
-40 to 125
L52B
LM3940IMPX-3.3/NOPB
ACTIVE
SOT-223
DCY
4
2000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
L52B
LM3940IS-3.3
NRND
DDPAK/
TO-263
KTT
3
45
Non-RoHS
& Green
Call TI
Level-3-235C-168 HR
-40 to 125
LM3940IS
-3.3 P+
LM3940IS-3.3/NOPB
ACTIVE
DDPAK/
TO-263
KTT
3
45
RoHS-Exempt
& Green
SN
Level-3-245C-168 HR
-40 to 125
LM3940IS
-3.3 P+
LM3940ISX-3.3
NRND
DDPAK/
TO-263
KTT
3
500
Non-RoHS
& Green
Call TI
Level-3-235C-168 HR
-40 to 125
LM3940IS
-3.3 P+
LM3940ISX-3.3/NOPB
ACTIVE
DDPAK/
TO-263
KTT
3
500
RoHS-Exempt
& Green
SN
Level-3-245C-168 HR
-40 to 125
LM3940IS
-3.3 P+
LM3940IT-3.3
NRND
TO-220
NDE
3
45
Non-RoHS
& Green
Call TI
Level-1-NA-UNLIM
-40 to 125
LM3940IT
-3.3 P+
LM3940IT-3.3/NOPB
ACTIVE
TO-220
NDE
3
45
RoHS & Green
SN
Level-1-NA-UNLIM
-40 to 125
LM3940IT
-3.3 P+
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of