LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
LM49153 Boomer™ Mono Audio Subsystem with Class G Headphone Amplifier, Class D
Speaker Amplifier, Noise Gate and Speaker Protection
Check for Samples: LM49153
FEATURES
DESCRIPTION
•
The LM49153 is a fully integrated audio subsystem
designed for portable handheld applications such as
cellular phones. Part of Texas Instruments'
PowerWise family of products, the LM49153
combines an earpiece switch, a high efficiency 25mW
class G headphone amplifier, and a high efficiency
1.35W class D loudspeaker into a single device.
1
23
•
•
•
•
•
•
•
Class G Ground Referenced Headphone
Outputs
High Efficiency Class D Amplifier with Spread
Spectrum
No Clip
Speaker Protection
Noise Gate
I2C Volume and Mode Control
Advanced Click-and-Pop Suppression
Micro-Power Shutdown
APPLICATIONS
•
•
Feature Phones
Smart Phones
KEY SPECIFICATIONS
•
•
Class G Headphone Amplifier,
HPVDD = 1.8V, RL = 32Ω
– IDDQHP, 1.2mA (Typ)
– POUT, THD+N ≤ 1%, 25mW (Typ)
– HP VOS, 0.5mV (Typ)
Mono Class D Speaker Amplifier,
RL = 8Ω, THD+N < 1%
– POUT, LSVDD = 5.0V, 1.35W (Typ)
– POUT, LSVDD = 3.6V, 680mW (Typ)
– Efficiency 88% (Typ)
The headphone amplifiers feature Texas Instruments'
class G ground referenced architecture that creates a
ground-referenced output with dynamic supply rails
for optimum efficiency. The class D amplifier features
an ALC (Automatic Level Control) with a noise gate
that provides both no-clip and speaker protection.
Mode selection, shutdown control, and volume are
controlled through an I2C compatible interface.
Click and pop suppression eliminates audible
transients on power-up/down and during shutdown.
The LM49153 is available in an ultra-small 25-bump
0.4mm pitch DSBGA package (2.30mm x 2.42mm).
1
2
3
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Boomer is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2013, Texas Instruments Incorporated
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Typical Application
2.7V - 5.5V
1 PF
10 PF
VDD
10:
LSVDD
EP+
EPOUT+
EP-
EPOUT-
10:
1 PF
INM+/INL1
POWER LIMITER,
NO CLIP AND
NOISE GATE
INM-/INR1
CLASS D
+12 dB to
+18 dB
VOLUME
-80 dB to
+12 dB
1 PF
LSOUT+
LSOUT-
SET
0.22 PF
INL2
MUX
VOLUME
-80 dB to
+12 dB
OUTPUT
MODE
SELECT
HPL
-12 dB
to 6 dB
0.22 PF
INR2
-12 dB
to 6 dB
BYPASS
HPR
BIAS
HPVDD
2.2 PF
CPVDD
LEVEL DETECT
SDA
SCL
2.2 PF
CLASS G
CHARGE PUMP
I 2 C INTERFACE
GND
30121063
CPVSS
C1N
C1P
4.7 PF
CPGND
4.7 PF
2.2 PF
Figure 1. Typical Audio Amplifier Application Circuit
2
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Connection Diagram
5
LSOUT+
LSVDD
EPOUT+
EPOUT-
INM+/
INL-
4
LSOUT-
SET
EP+
EP-
INM-/
INR1
3
CPGND
SCL
INL2
INR2
VDD
2
C1P
C1N
SDA
BYPASS
GND
1
HPVDD
CPVSS
CPVDD
HPR
HPL
A
B
C
D
E
Figure 2. 25 Bump DSBGA Package
Top View
See Package Number YFQ0025
BUMP DESCRIPTION
Bump
Name
A1
HPVDD
Description
Headphone Power Supply
A2
C1P
A3
CPGND
Charge Pump Flying Capacitor Positive Terminal
Charge Pump Ground
A4
LSOUT-
Loudspeaker Inverting Output
A5
LSOUT+
Loudspeaker Non-Inverting Output
B1
CPVSS
B2
C1N
Charge Pump Flying Capacitor Negative Terminal
B3
SCL
I2C Serial Clock Input
B4
SET
ALC Timing Set
Charge Pump Output
B5
LSVDD
Loudspeaker Power Supply
C1
CPVDD
Charge Pump Power Supply
C2
SDA
I2C Serial Data Input
C3
INL2
Left Channel Input 2
C4
EP+
Earpiece Non-Inverting Input
C5
EPOUT+
D1
HPR
D2
BYPASS
D3
INR2
D4
EP-
D5
EPOUT-
E1
HPL
Left Channel Headphone Output
E2
GND
Ground
E3
VDD
Power Supply
Earpiece Non-Inverting Output
Right Channel Headphone Output
Mid-Rail Bias Bypass Node
Right Channel Input 2
Earpiece Inverting Input
Earpiece Inverting Output
E4
INM-/INR1
Mono Channel Inverting Input/Right Channel Input 1
E5
INM+/INL1
Mono Channel Non-Inverting Input/Left Channel Input 1
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
3
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1) (2) (3)
Supply Voltage (VDD, LSVDD) (1)
6V
Supply Voltage (HPVDD) (1)
3V
−635°C to +150°C
Storage Temperature
Input Voltage
−0.3 to VDD +0.3
Power Dissipation (4)
Internally Limited
ESD Rating (5)
ESD Rating
2.0kV
(6)
200V
Junction Temperature
150°C
Thermal Resistance
θJA (YFQ0025)
Soldering Information
See AN-1112 (SNVA009) “DSBGA Wafer Level Chip Scale Package”
(1)
(2)
(3)
(4)
(5)
(6)
46°C/W
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature,
TA. The maximum allowable power dissipation is PDMAX = (TJMAX - TA) / θJA or the number given in Absolute Maximum Ratings,
whichever is lower.
Human body model, applicable std. JESD22-A114C.
Machine model, applicable std. JESD22-A115-A.
Operating Ratings
TMIN ≤ TA ≤TMAX
Temperature Range
Supply Voltage (VDD, LSVDD)
Supply Voltage (HPVDD)
4
Submit Documentation Feedback
−40°C ≤ TA ≤ +85°C
2.7V ≤ VDD ≤ 5.5V
1.7V ≤ HPVDD ≤ 2.0V
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Electrical Characteristics VDD = 3.6V, HPVDD = 1.8V (1) (2)
The following specifications apply for VDD = LSVDD, AV = 0dB, RL = 15μH+8Ω+15µH (Loudspeaker), RL = 32Ω (Headphone),
CSET = 0.1µF, f = 1kHz, ALC off, unless otherwise specified. Limits apply for TA = 25°C. (3).
Symbol
LM49153
Typical (4)
Limits (5)
Units
(Limits)
EP Receiver
(Output Mode Bit EP Bypass = 1)
0.3
2.5
μA (max)
LS only (Mode 2)
VDD, LSVDD
HPVDD
3.0
0
4.3
mA (max)
mA
HP only (Mode 1)
VDD + LSVDD
HPVDD
1.8
1.2
2.5
1.6
mA (max)
mA (max)
LS + HP (Mode 6)
VDD + LSVDD
HPVDD
4.3
1.2
5.5
1.6
mA (max)
mA (max)
VSCL = VSDA = 3.6V
0.3
2.5
µA (max)
Parameter
Conditions
VIN = 0, No Load
IDD
ISD
Supply Current
Shutdown Current
VIN = 0, Mode 3, 6, 9
VOS
tWU
Output Offset Voltage
Wake Up Time
LS Output, RL = 8Ω, AV = 12dB
9
mV
HP Output, RL = 32Ω, AV = 0dB
0.5
mV
HP Mode, CBYPASS = 2.2μF
Normal turn on time
Fast turn on time
32
18
ms
ms
Mute
–86
Minimum Gain Setting
(mono input)
AVOL
(1)
(2)
(3)
(4)
(5)
Volume Control
dB
–52.5
–51
–54
dB (max)
dB (min)
Maximum Gain Setting (mono input)
12
12.5
11.5
dB (max)
dB (min)
Minimum Gain Setting (stereo input)
–80
dB (max)
dB (min)
Maximum Gain Setting (stereo input)
18
dB (max)
dB (min)
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
Loudspeaker RL is a resistive load in series with two inductors to simulate an actual speaker load. For RL = 8Ω, the load is 15µH + 8Ω,
+15µH. For RL = 4Ω, the load is 15µH + 4Ω + 15µH.
Typical values represent most likely parametric norms at TA = +25ºC, and at the Recommended Operation Conditions at the time of
product characterization and are not specified.
Datasheet min/max specification limits are specified by test or statistical analysis.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
5
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Electrical Characteristics VDD = 3.6V, HPVDD = 1.8V(1)(2) (continued)
The following specifications apply for VDD = LSVDD, AV = 0dB, RL = 15μH+8Ω+15µH (Loudspeaker), RL = 32Ω (Headphone),
CSET = 0.1µF, f = 1kHz, ALC off, unless otherwise specified. Limits apply for TA = 25°C.(3).
Symbol
Parameter
Conditions
LM49153
Typical (4)
Limits (5)
Units
(Limits)
LS Mode
Gain 0
12
dB
Gain 1
18
dB
HP Mode
AV
Gain
Mute Attention
dB (min)
dB (max)
6
Gain 1
3
dB
Gain 2
0
dB
Gain 3
–1.5
dB
Gain 4
–3
dB
Gain 5
–6
dB
Gain 6
–9
Gain 7
AVMUTE
5
7
Gain 0
–12
dB
–13
–11
dB (min)
dB (max)
LS Output
–80
HP Output
–98
dB
Analog Switch
4.5
6
Ω (max)
Maximum Gain Setting
13
11
15.5
kΩ (min)
kΩ (max)
Minimum Gain Setting
110
90
130
kΩ (min)
kΩ (max)
dB
MONO, RIN, LIN, Inputs
RIN
Input Resistance
LS Mode, AV = 18dB, RL = 8Ω
PO
Output Power
LSVDD = 3.3V
570
mW
LSVDD = 3.6V
680
LSVDD = 4.2V
935
mW
LSVDD = 5.0V
1350
mW
620
mW (min)
HP Mode, AV = 6dB
RL = 16Ω
25
RL = 32Ω
25
mW
22
mW (min)
f = 1kHz
THD+N
Total Harmonic Distortion + Noise
LS Mode, PO = 250mW, mono input
0.02
%
HP Mode, PO = 12mW, Stereo input
0.02
%
EP Bypass Mode, RL = 32Ω
0.05
%
LS Mode, mono input, AV = 12dB
72
dB
LS Mode, stereo input, AV = 12dB
64
dB
f = 217Hz, VRIPPLE = 200mVPP,
CB = 2.2µF, Inputs AC GND
PSRR
Power Supply Rejection Ratio
(Output referred)
94
dB
HP Mode, mono input, ripple on HPVDD
HP Mode, mono input, ripple on VDD
81
dB
HP Mode, stereo input, ripple on VDD
80
dB
VRIPPLE = 1VP-P, fRIPPLE = 217Hz, mono input, AV = 0dB
CMRR
6
Common Mode Rejection Ratio
LS Mode 2
38
dB
HP Mode 1
51
dB
η
Efficiency
LS Mode, THD+N = 1%
88
%
XTALK
Crosstalk
PO = 12mW, f = 1kHz
80
dB
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Electrical Characteristics VDD = 3.6V, HPVDD = 1.8V(1)(2) (continued)
The following specifications apply for VDD = LSVDD, AV = 0dB, RL = 15μH+8Ω+15µH (Loudspeaker), RL = 32Ω (Headphone),
CSET = 0.1µF, f = 1kHz, ALC off, unless otherwise specified. Limits apply for TA = 25°C.(3).
Symbol
Parameter
Conditions
LM49153
Typical (4)
Limits (5)
Units
(Limits)
A-weighted, Inputs AC GND
LS Mode, mono input
46
µV
LS Mode, stereo input
52
µV
HP Mode, mono input
11
µV
HP Mode, stereo input
11
µV
Signal to Noise Ratio
LS Mode, PO = 680mW, A-weighted, Mono
HP Mode, PO = 25mW, A-weighted
94
98
dB
dB
tA
Noise Gate Attack Time
I2C = 1
I2C = 0
0.1
0.9
ms
ms
tR
Noise Gate Release Time
I2C = 0
I2C = 1
1.2
2.1
s
s
Clip Control
Low 010
Medium 011
High 100
7.3
7.8
8.1
VP-P
VP-P
VP-P
Output Power Limit
LS Mode 1, THD+N ≤ 1%, Voltage Level (6)
001
010
011
100
101
110
4
4.8
5.6
6.4
7.2
8.0
VP-P
VP-P
VP-P
VP-P
VP-P
VP-P
εOS
SNR
CC
PLIMIT
(6)
Output Noise
tA
ALC Attack Time
0.5
ms
tR
ALC Release Time
200
ms
The LM49153 ALC limits the output power to which ever is lower, the supply voltage or output power limit.
I2C Interface Characteristics VDD = 3.6V (1) (2)
The following specifications apply for AV = 0dB, RL = 8Ω, f = 1kHz, unless otherwise specified. Limits apply for TA = 25°C.
LM49153
Symbol
Parameter
Conditions
Typical
(3)
(1)
(2)
(3)
(4)
Limits
(4)
Units
(Limits)
t1
SCL Period
2.5
µs (min)
t2
SDA Setup Time
250
ns (min)
t3
SDA Stable Time
0
ns (min)
t4
Start Condition Time
250
ns (min)
t5
ns (min)
Stop Condition Time
250
VIH
Input High Voltage
1.2
V (min)
VIL
Input Low Voltage
0.6
V (max)
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All
voltages are measured with respect to the ground pin, unless otherwise specified
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
Typical values represent most likely parametric norms at TA = +25ºC, and at the Recommended Operation Conditions at the time of
product characterization and are not specified.
Datasheet min/max specification limits are specified by test or statistical analysis.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
7
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Typical Performance Characteristics (1)
5
2
2
1
0.5
0.2
1
0.5
0.2
0.1
0.1
0.05
0.05
0.02
0.02
0.01
1m 2m
THD+N vs Output Power
VDD = 4.2V, RL = 8Ω, f = 1kHz
AV = 18dB, Mode 2
10
5
THD + N (%)
THD + N (%)
10
THD+N vs Output Power
VDD = 3.6V, RL = 8Ω, f = 1kHz
AV = 18dB, Mode 2
0.01
1m 2m
5m 10m 20m 50m 100m 200m 500m1
5m 10m 20m 50m100m200m 500m 1 2
OUTPUT POWER (W)
OUTPUT POWER (W)
10
Figure 3.
Figure 4.
THD+N vs Output Power
VDD = 5.0V, RL = 8Ω, f = 1kHz
AV = 18dB, Mode 2
THD+N vs Output Power
VDD = 3.6V, HPVDD = 1.8V, RL = 16Ω, f = 1kHz
AV = 6dB, Mode 4
100
5
10
1
THD+N (%)
THD + N (%)
2
0.5
0.2
1
0.1
0.1
0.05
0.02
0.01
1m 2m
0.01
0.0001 0.001
5m 10m 20m 50m100m200m 500m 1 2
OUTPUT POWER (W)
0.01
0.1
1
10
100
OUTPUT POWER (mW)
Figure 6.
THD+N vs Output Power
VDD = 3.6V, HPVDD = 1.8V, RL = 32Ω, f = 1kHz
AV = 6dB, Mode 4
THD+N vs Output Power
RL = 32Ω, f = 1kHz, Earpiece Mode
100
100
10
10
THD+N (%)
THD+N (%)
Figure 5.
1
0.1
1
0.1
0.01
0.0001 0.001
0.01
0.1
1
10
100
0.01
0.001
0.01
0.1
OUTPUT POWER (mW)
OUTPUT POWER (W)
Figure 7.
(1)
8
Figure 8.
Loudspeaker RL is a resistive load in series with two inductors to simulate an actual speaker load. For RL = 8Ω, the load is 15µH + 8Ω,
+15µH. For RL = 4Ω, the load is 15µH + 4Ω + 15µH.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Typical Performance Characteristics(1) (continued)
PSRR vs FREQUENCY
VDD = 3.6V, HPVDD = 1.8V, VDD-RIPPLE = 200mVP-P
RL = 8Ω, Mono Input, LS Mode
0
PSRR vs FREQUENCY
VDD = 3.6V, HPVDD = 1.8V, VDD-RIPPLE = 200mVP-P
RL = 8Ω, Stereo Input, LS Mode
0
-10
-10
-20
-20
-30
PSRR (dB)
PSRR (dB)
-30
-40
-50
-60
-40
-50
-60
-70
-80
-70
-90
-80
-100
10
100
1000
10000
-90
10
100000
FREQUENCY (Hz)
100
1000
10000
100000
FREQUENCY (Hz)
Figure 9.
Figure 10.
PSRR vs FREQUENCY
VDD = 3.6V, HPVDD = 1.8V, VDD-RIPPLE = 200mVP-P
RL = 32Ω, Mono Input, HP Mode
PSRR vs FREQUENCY
VDD = 3.6V, HPVDD = 1.8V, HPVDD-RIPPLE = 200mVP-P
RL = 32Ω, Mono Input, HP Mode
0
0
-10
-20
-20
-30
PSRR (dB)
PSRR (dB)
-40
-60
-40
-50
-60
-80
-70
-80
-100
-90
-120
10
100
1000
10000
100000
-100
10
FREQUENCY (Hz)
100
1000
10000
100000
FREQUENCY (Hz)
Figure 11.
Figure 12.
SUPPLY CURRENT vs SUPPLY VOLTAGE
No Load, Loudspeaker Mode 2
SUPPLY CURRENT vs SUPPLY VOLTAGE
No Load, Loudspeaker Mode 4
4
8
3.5
SUPPLY CURRENT (mA)
SUPPLY CURRENT (mA)
7
6
5
4
3
3
2.5
2
1.5
1
0.5
2
2
3
4
5
6
0
1.7
1.8
1.9
2
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
Figure 13.
Figure 14.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
9
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Typical Performance Characteristics(1) (continued)
POWER DISSIPATION vs OUTPUT POWER
VDD = 3.6V, HPVDD = 1.8V, RL = 32Ω, f = 1kHz
Loudspeaker Mode 2
EFFICIENCY vs OUTPUT POWER
RL = 8Ω, f = 1kHz, Loudspeaker Mode 2
100
POWER DISSIPATION (mW)
100
Efficiency (%)
80
VDD = 3.6V
60
VDD = 4.2V
40
VDD = 5V
20
80
60
40
20
0
0
0
200
400
600
0
800 1000 1200 1400
5
OUTPUT POWER (mW)
10
15
20
25
30
35
40
OUTPUT POWER (mW)
Figure 15.
Figure 16.
POWER DISSIPATION vs OUTPUT POWER
RL = 32Ω, f = 1kHz
Loudspeaker Mode 2
OUTPUT POWER vs SUPPLY VOLTAGE
RL = 8Ω, f = 1kHz
200
2
OUTPUT POWER (W)
POWER DISSIPATION (mW)
1.75
150
VDD = 5V
100
VDD = 4.2V
50
VDD = 3.6V
1.25
1
0.75
THD+N = 1%
0.5
0.25
0
2.7
0
0
400
800
1200 1600
THD+N = 10%
1.5
2000
2400
3.2
3.7
4.2
4.7
5.2
SUPPLY VOLTAGE (V)
OUTPUT POWER (mW)
Figure 17.
Figure 18.
OUTPUT POWER vs SUPPLY VOLTAGE
RL = 32Ω, f = 1kHz
50
OUTPUT POWER (mW)
THD+N = 10%
40
30
20
THD+N = 1%
10
0
1.7
1.75
1.8
1.85
1.9
1.95
2
SUPPLY VOLTAGE (V)
Figure 19.
10
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
APPLICATION INFORMATION
WRITE-ONLY I2C COMPATIBLE INTERFACE
The LM49153 is controlled through an I2C compatible serial interface that consists of a serial data line (SDA) and
a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM49153
and the master can communicate at clock rates up to 400kHz. Figure 20 shows the I2C interface timing diagram.
Data on the SDA line must be stable during the HIGH period of SCL. The LM49153 is a transmit/receive slaveonly device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a
START condition and a STOP condition (Figure 21). Each data word, device address and data, transmitted over
the bus is 8 bits long and is always followed by an acknowledge pulse. The LM49153 device address is
1100000.
I2C BUS FORMAT
The I2C bus format is shown in Figure 21. The START signal, the transition of SDA from HIGH to LOW while
SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.
The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/W bit. R/W = 0
indicates the master is writing to the slave device, R/W = 1 indicates the master wants to read data from the
slave device. Set R/W = 0; the LM49153 is a WRITE-ONLY device and will not respond the R/ W = 1. The data
is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last
address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is
generated by the slave device. If the LM49153 receives the correct address, the device pulls the SDA line low,
generating an acknowledge bit (ACK).
Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable
while SCL is HIGH. After the 8-bit register data word is sent, the LM49153 sends another ACK bit. Following the
acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high.
Figure 20. I2C Timing Diagram
SDA
SCL
S
P
START condition
STOP condition
Figure 21. Example I2C Write Cycle
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
11
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
DEVICE ADDRESS REGISTER
Table 1. Device Address
Device Address
B7
B6
B5
B4
B3
B2
B1
B0 (W)
1
1
1
1
1
0
0
0
I2C CONTROL REGISTER
Table 2. I2C Control
Register Name
B7
B6
B5
B4
B3
B2
B1
B0
Shutdown control
0
0
0
1
GAMP_ON
HPR_SD
ClassG_SD
PWR_ON
EP
Mode control
0
0
1
Power limiter control
0
1
0
ATTACK_TIME
POWER_LEVEL
No clip control
0
1
1
RELEASE_TIME
OUTPUT_CLIP_CONTROL
0
Gain control
1
0
0
Volume control
1
0
1
MODE_CONTROL
LSGAIN
HP_GAIN
LS_VOLUME/HP_VOLUME
LS control
1
1
0
0
Other control
1
1
1
0
NOISE_GATE_LEVEL
0
0
Class-G control
1
1
1
0
1
0
Other control
1
1
1
1
0
0
NOISE_GATE_TIME
0
0
CLASS_G_TRIP_LEVEL
SS_EN
TURN_ON TIME
SHUTDOWN CONTROL REGISTER
Table 3. Shutdown Control
Bit
Name
Value
Description
This enables or disables the device.
B0
PWR_ON
0
Device disabled
1
Device enabled
This enables or disables the Class G of the headphone.
B1
Class G_SD
0
Class G enabled
1
Class G disabled
This disables the right headphone output.
B2
HPR_SD
0
Normal Operation
1
Right headphone disabled
This disables the gain amplifiers that are not in use to minimize IDD.
B3
12
GAMP_ON
0
Normal Operation
1
Disable unused gain amplifiers
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
MODE CONTROL REGISTER
Table 4. Mode Control
Bits
Field
B3:B0
MODE_
CONTROL
Description
This set the different mixer output modes.
Mode
Input (Diff/SE) (1)
Input (2)
SPK
HP
LS
0
0
X
0
0
SD
SD
SD
1
0
X
0
1
SD
GM X M
GM X M
2
0
X
0
1
GM (3) X M (4)
SD
SD
3
0
X
1
1
GM X M
GM X M
GM X M
4
1
0
0
1
SD
GST X L1
GST X R1
SD
SD
GST X L1
GST X R1
5
1
0
1
0
GST (5) X
(L1 + R1) (6) (7)
6
1
0
1
1
GST X
(L1 + R1)
7
B4
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
EP
HP(L)
1
1
0
1
SD
(8)
8
1
1
1
0
GST X
(L2 + R2) (6) (7)
9
1
1
1
1
GST X
(L2 + R2)
HP ( R )
GST X L2
GST X R2
SD
SD
GST X L2
GST X R2
This enables the receiver bypass path.
0
Normal output mode operation
1
Enable the receiver bypass path
0: Differential, 1: Single-Ended
0: Stereo 1CH, 1: Stereo 2CH
GM: Differential input gain path
M: Mono differential input
GST: Single-Ended input path
R1/R2: Right channel stereo input
L1/L2: Left channel stereo input
SD: Shutdown
VOLTAGE LIMIT CONTROL REGISTER
Table 5. Shutdown Control
Bits
Field
B2:B0
VOLTAGE
LEVEL
B4:B3
ATTACK_
TIME
Description
This sets the output voltage limit level.
000
Voltage limit disabled
001
VTH(VLIM) = 4.0VP-P
010
VTH(VLIM) = 4.8VP-P
011
VTH(VLIM) = 5.6VP-P
100
VTH(VLIM) = 6.4VP-P
101
VTH(VLIM) = 7.2VP-P
110
VTH(VLIM) = 8.0VP-P
111
Voltage limit disabled
This sets the attack time of the automatic limiter control circuit based on CSET = 0.1μF.
00
0.7ms
01
0.975ms
10
1.5ms
11
2.025ms
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
13
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
NO CLIP CONTROL REGISTER
Table 6. No Clip Control
Bits
Field
B2:B0
OUTPUT_CLIP_
CONTROL
B4:B3
RELEASE_TIME
Description
This sets the output voltage limit level.
000
No Clip disabled, output clip control disabled
010
No Clip enabled, output clip control disabled
011
Low
100
Med
101
High
This sets the release time of the automatic limiter control circuit.
00
1s
01
0.8s
10
0.65s
11
0.4s
GAIN CONTROL REGISTER
Table 7. Gain Control
Bits
Field
B2:B0
HP_GAIN
B3
LS_GAIN
Description
This sets the headphone output gain level.
000
0dB
001
-1.5dB
010
-3dB
011
-6dB
100
-9dB
101
-12dB
110
-15dB
111
-18dB
This sets the loudspeaker output gain level.
0
12dB
1
18dB
VOLUME CONTROL REGISTER
Table 8. Volume Control
14
VOLUME
STEP
_G4
_G3
_G2
_G1
_G0
Stereo GAIN
(dB)
Mono GAIN
(dB)
1
0
0
0
0
0
-109
-115
2
0
0
0
0
1
-46.5
-52.5
3
0
0
0
1
0
-40.5
-46.5
4
0
0
0
1
1
-34.5
-40.5
5
0
0
1
0
0
-30
-36
6
0
0
1
0
1
-27
-33
7
0
0
1
1
0
-24
-30
8
0
0
1
1
1
-21
-27
-24
9
0
1
0
0
0
-18
10
0
1
0
0
1
-15
-21
11
0
1
0
1
0
-13.5
-19.5
12
0
1
0
1
1
-12
-18
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Table 8. Volume Control (continued)
VOLUME
STEP
_G4
_G3
_G2
_G1
_G0
Stereo GAIN
(dB)
Mono GAIN
(dB)
13
0
1
1
0
0
-10.5
-16.5
14
0
1
1
0
1
-9
-15
15
0
1
1
1
0
-7.5
-13.5
16
0
1
1
1
1
-6
-12
17
1
0
0
0
0
-4.5
-10.5
18
1
0
0
0
1
-3
-9
19
1
0
0
1
0
-1.5
-7.5
20
1
0
0
1
1
0
-6
21
1
0
1
0
0
1.5
-4.5
22
1
0
1
0
1
3
-3
23
1
0
1
1
0
4.5
-1.5
24
1
0
1
1
1
6
0
25
1
1
0
0
0
7.5
1.5
26
1
1
0
0
1
9
3
27
1
1
0
1
0
10.5
4.5
28
1
1
0
1
1
12
6
29
1
1
1
0
0
13.5
7.5
30
1
1
1
0
1
15
9
31
1
1
1
1
0
16.5
10.5
32
1
1
1
1
1
18
12
NOISE GATE CONTROL REGISTER
Table 9. Noise Gate Control
Bits
Field
B1:B0
NOISE_GATE_
TIME
B4:B3
Description
This sets the noise gate attack and release time.
NOISE_GATE_
LEVEL
00
0.9ms
1.2s
01
0.9ms
2.1s
10
0.1ms
1.2s
11
0.1ms
2.1s
This sets the noise gate trip level *
000
Noise gate disabled
010
Low — 26mVRMS
011
Medium — 40mVRMS
100
High — 60mVRMS
CLASS-G CONTROL REGISTER
Table 10. Class-G Control
B4:B3
CLASS_G_TRIP_
LEVEL
This sets the Class G trip level and determines when the headphone rails switches.
00
Highest Level Trip Point (Default)
01
High Level Trip Point
10
Medium Level Trip Point
11
Low Level Trip Point
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
15
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
OTHER CONTROL REGISTER
Table 11. Other Control
B0
B1
TURN_ON_TIME
SS_EN
This sets the turn on time.
0
Normal Turn On Time
1
Fast Turn On Time
This enables Spread Spectrum.
0
Spread Spectrum Disabled
1
Spread Spectrum Enabled
DIFFERENTIAL AMPLIFIER EXPLANATION
The LM49153 features a differential input stage for the mono inputs, which offers improved noise rejection
compared to a single-ended input amplifier. Because a differential input amplifier amplifies the difference
between the two input signals, any component common to both signals is cancelled. An additional benefit of the
differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC
component is common to both inputs, and thus cancelled by the amplifier, the LM49153 can be used without
input coupling capacitors when configured with a differential input signal.
INPUT MIXER/MULTIPLEXER
The LM49153 includes a comprehensive mixer multiplexer controlled through the I2C interface. The
mixer/multiplexer allows any input combination to appear on any output of LM49153. Multiple input paths can be
selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the
selected channel. Table 4 (MODE CONTROL) shows how the input signals are mixed together for each possible
input selection.
SHUTDOWN FUNCTION
The LM49153 features the following shutdown controls: Bit B4 (GAMP_ON) of the SHUTDOWN CONTROL
register controls the gain amplifiers. When GAMP_SD = 1, it disables the gain amplifiers that are not in use. For
example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are
disabled, causing the IDD to be minimized. Bit B0 (PWR_ON) of the SHUTDOWN CONTROL register is the
global shutdown control for the entire device. Set PWR_ON = 0 for normal operation. PWR_ON = 1 overrides
any other shutdown control bit.
CLASS D AMPLIFIER
he LM49153 features a mono class D audio power amplifier with a filterless modulation scheme that reduces
external component count, conserving board space and reducing system cost. With no signal applied, the
outputs (LSOUT+ and LSOUT-) switch between VDD and GND with 50% duty cycle, in phase, causing the two
outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the
load in the idle state.
With an input signal applied, the duty cycle (pulse width) of the class D output changes. For increasing output
voltage, the duty cycle of LSOUT+ increases, while the duty cycle of LSOUT- decreases. For decreasing output
voltages, the converse occurs. The difference between the two pulse widths yields the differential output voltage.
ENHANCED EMISSION SUPPRESSION (E2S)
The LM49153 class D amplifier features Texas Instruments' patent-pending E2S system that reduces EMI, while
maintaining high quality audio reproduction and efficiency. The E2S system features selectable spread spectrum
and advanced edge rate control (ERC). The LM49153 class D ERC greatly reduces the high frequency
components of the output square waves by controlling the output rise and fall times, slowing the transitions to
reduces RF emissions, while maximizing THD+N and efficiency performance.
16
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
SPREAD SPECTRUM
The selectable spread spectrum mode minimizes the need for output filters, ferrite beads or chokes. In spread
spectrum mode, the switching frequency varies randomly by 30% about a 300kHz center frequency, reducing the
wideband spectral content, improving EMI emission radiated by the speaker and associated cables and traces.
Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching
frequency, the spread spectrum architecture spreads that energy over a larger bandwidth. The cycle-to-cycle
variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set bit B0 (SS_EN)
of the SS CONTROL register to 1 to enable spread spectrum mode.
GROUND REFERENCE HEADPHONE AMPLIFIER
The LM49153 features a low noise inverting charge pump that generates an internal negative supply voltage.
This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional
headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220μF)
are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving
board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In
traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that
not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass
response. Because the LM49153 does not require the output coupling capacitors, the low frequency response of
the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the
ground referenced output nearly doubles the available dynamic range of the LM49153 headphone amplifiers
when compared to a traditional headphone amplifier operating from the same supply voltage.
EARPIECE (EP) BYPASS
When B4 of MODE_CONTROL register is set to 1, earpiece amplifier is enabled and differential inputs are
passed down to speaker outputs. This in turn disables the class D amplifier.
AUTOMATIC LIMITER CONTROL (ALC)
When enabled, the ALC continuously monitors and adjusts the gain of the loudspeaker amplifier signal path if
necessary. The ALC serves two functions: voltage limiter/speaker protection and output clip prevention (No-Clip)
with three clip controls levels. The voltage limiter/speaker protection prevents an output overload condition by
maintaining the loudspeaker output signal below a preset amplitude (See VOLTAGE LIMITER section). The No
Clip feature monitors the output signal and maintains audio quality by preventing the loudspeaker output from
exceeding the amplifier’s headroom (see NO CLIP/OUTPUT CLIP CONTROL section). The voltage limiter
thresholds, clip control levels, attack and release times are configured through the I2C interface.
VOLTAGE LIMITER
The voltage limiter function of the ALC monitors and prevents the audio signal from exceeding the voltage limit
threshold (Figure 22). The voltage limit threshold (VTH(VLIM)) is set by bits B2:B0 in the Voltage Limit Threshold
Register (see Table 5). Although the ALC reduces the gain of the speaker path to maintain the audio signal
below the voltage limit threshold, it is still possible to overdrive the speaker output in which case loudspeaker
output will exceed the voltage limit threshold and cause clipping on the output, and speaker damage is possible.
Please see the ALC HEADROOM section for further details.
4VP-P
4.8VP-P
5.6VP-P
6.4VP-P
7.2VP-P
8VP-P
Figure 22. Voltage Limit Output Level
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
17
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
NO CLIP/OUTPUT CLIP CONTROL
The LM49153 No Clip circuitry detects when the loudspeaker output is near clipping and reduces the signal gain
to prevent output clipping and preserve audio quality (Figure 23). Although the ALC reduces the gain of the
speaker path to prevent output clipping, it is still possible to overdrive the speaker output. Please see the ALC
HEADROOM section for further details.
+VOUT(MAX)
+VOUT(MAX)
-VOUT(MAX)
-VOUT(MAX)
No Clip Enabled
No Clip Disabled
Figure 23. No Clip Function
The LM49153 also features an output clip control that allows a certain amount of clipping at the output in order to
increase the loudspeaker output power. The clip level is set by B2:B0 in the No Clip Control Register (see
Table 6). The clip control works by allowing the output to enter clipping before the ALC turns on and maintains
the output level. The clip control has three levels: low, medium, and high. The low and high clip level control
settings give the lowest distortion and highest distortion respectively on the output (see SHUTDOWN
FUNCTION). The actual output level of the device will depend upon the supply voltage, and the output power will
depend upon the load impedance.
OUTPUT VOLTAGE (V)
4
2
0
-2
-4
0
1
2
3
4
TIME (ms)
Figure 24. Clip Control Levels
ALC HEADROOM
When either voltage limiter or no clip is enabled, it is still possible to drive LM49153 into clipping by overdriving
the input volume stage of the signal path beyond its output dynamic range. In this case, clipping occurs at the
input volume stage, and although ALC is active, the gain reduction will have no effect on the output clipping. The
maximum input that can safely pass through the input volume stage can be calculated by following formula:
VIN d
VDD
Av (volume gain)
(1)
So in the case of 0 dB volume gain, audio input has to be less than VDD for both voltage limiter or No clip
settings.
When voltage limiter is enabled, ALC can reach its max attenuation for lower voltage limit levels as shown in the
Figure 26. Typically, after the ALC started working, with 6dB of audio input change ALC is well within its
regulation. Voltage limiter Input headroom can be increased by switching to the LS_GAIN to 18dB in the Gain
Control Register (see Table 7).
18
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
1.0
Voltage Limiter off
OUTPUT POWER (W)
0.8
VIN > VDD
5.6VPP
0.6
4.8VPP
4VPP
0.4
0.2
ALC max attenuation
0
0
1
2
3
4
5
7
6
INPUT VOLTAGE (VPP)
Figure 25. Voltage Limiter Function
VDD = 3.3V, RL = 8Ω+30μH
fIN = 1kHz, LS_GAIN = 0
1
10
1.0
100m
THD+N (%)
OUTPUT POWER (W)
No Clip
Disabled
No Clip
Enabled
10m
1m
0.1
0.01
1
2
4
6
8
INPUT VOLTAGE (VPP)
Figure 26. No Clip Function
VDD = 3.3V, RL = 8Ω+30μH
fIN = 1kHz, LS_GAIN = 0
Gray, Yellow = THD+N vs Input Voltage
When No Clip is enabled, class D speaker output reduces when it’s about to enter clipping region and power stay
constant as long as VIN is less than VDD for 0dB volume gain (see Figure 26). For example, in the case of VDD =
3.3V, there is a 6dB of headroom for the change in input. Please see the ALC typical performance curves for
additional plots relating to different supply voltages and LS_GAIN settings for specific application parameters.
ATTACK TIME
Attack time (tATK) is the time it takes for the gain to be reduced by 6dB (LS_GAIN = 0) once the audio signal
exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as
symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain
reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to
ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow
can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the
case of the Voltage limiter. The attack time is set by a combination of the value of CSET and the attack time
coefficient as given by Equation 2:
tATK = 20kΩCSET / αATK
(2)
Where αATK is the attack time coefficient (Table 12) set by bits B4:B3 in the Voltage Limit Control Register (see
Table 5). The attack time coefficient allows the user to set a nominal attack time. The internal 20kΩ resistor is
subject to temperature change, and it has tolerance between -11% to +20%.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
19
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Table 12. Attack Time Coefficient
B5
B4
αATK
0
0
2.667
0
1
2
1
0
1.333
1
1
1
RELEASE TIME
Release time (tRL) is the time it takes for the gain to return from 6dB (LS_GAIN = 0) to its normal level once the
audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients,
preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time
contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is
set by a combination of the value of CSET and release time coefficient as given by Equation 3:
tRL = 20MΩCSET / αRL
(s)
(3)
where αRL is the release time coefficient (Table 13) set by bits B4:B3 in the No Clip Control Register. The release
time coefficient allows the user to set a nominal release time. The internal 20MΩ is subject to temperature
change, and it has tolerance between -11% to +20%.
Table 13. Release Time Coefficient
αRL
B5
B4
0
0
2
0
1
2.5
1
0
3
1
1
5
PROPER SELECTION OF EXTERNAL COMPONENTS
ALC Timing (CSET) Capacitor Selection
The recommended range value of CSET is between .01μF to 1μF. Lowering the value below .01μF can increase
the attack time but LM49153 ALC ability to regulate its output can be disrupted and approaches the hard limiter
circuit. This in turn increases the THD+N and audio quality will be severely affected.
Charge Pump Capacitor Selection
Use low ESR ceramic capacitors (less than 100mΩ) for optimum performance.
Charge Pump Flying Capacitor (C1)
The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that
is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves
load regulation and lowers charge pump output impedance to an extent. Above 2.2μF, the RDS(ON) of the charge
pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used
in systems with low maximum output power requirements.
Charge Pump Hold Capacitor (C2)
The value and ESR of the hold capacitor (C2) directly affects the ripple on CPVSS. Increasing the value of C2
reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance.
A lower value capacitor can be used in systems with low maximum output power requirements.
Input Capacitor Selection
Input capacitors may be required for some applications, or when the audio source is single-ended. Input
capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of
the audio source and the bias voltage of the LM49153. The input capacitors create a high-pass filter with the
input resistors RIN. The -3dB point of the high-pass filter is found using Equation 4 below.
20
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
f = 1 / 2πRINCIN
(Hz)
(4)
Where the value of RIN is given in the Electrical Characteristics Table.
High-pass filtering the audio signal helps protect the speakers. When the LM49153 is using a single-ended
source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the
power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not
amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance
matching and improved CMRR and PSRR.
DEMO BOARD GUIDELINES
Introduction
The LM49153 demoboard is shown in Figure TBD.
Quick Start Guide:
1. Connect the one end of the USB cable to the PC that will be used to control the demo board and the other
end to J1 of the LM49153 demo board.
2. Install the LM49153 I2C interface software.
3. Apply 2.7V to 5.5V to the header labeled VDD and apply a ground connection to the header labeled GND
above C5.
4. Apply 1.7V to 2.0V to the header labeled HPVDD and apply a ground connection to the header labeled
GND7.
5. Apply a mono differential signal or two single-ended signal to headers labeled INM-/INR1 and INM+/INL1.
Then, apply a single-ended signal to headers labeled INL2 and INR2.
6.
(a) For class D speaker output, connect a speaker or load (≥4Ω) to LSOUT- and LSOUT+ header pins (a
low pass filter may be required for measurements).
(b) For headphone output, connect either through headphone output jack or HPR and HPL header pins.
7. Run the LM49153 I2C interface software, select desired mode, set 0dB volume gain, and Power on options
from the GUI.
Board Features
The LM49153 demonstration board has all of the necessary connections, using 100mil headers, to apply the
power supply voltage and the audio input signals. The Class D amplifier’s output is available on 100mil headers.
The Class AB headphone’s amplified audio signal is available on both a stereo headphone jack and 100 mil
headers. The input and output of the earpiece analog switch are also available on 100mil headers. On-board I2C
signal generation microcontroller allows for a convenient connection via USB jack.
Connections
Headers/Jumpers
Description
Function/Use
VDD and GND
Power supply connection. Connect an external power supply's positive voltage source to VDD and the supply's
ground source to GND header pins respectively.
HPVDD and GND7
INM+/INL1 and INM-/INR1
Headphone power supply connection. Connect an external power supply's positive voltage source to HPVDD
and the supply's ground source to GND7 header pins respectively.
These header pins provide a connection to a mono differential or stereo left and right single-ended input.
INL2 and INR2
These header pins provide a connection to stereo left and right single-ended input.
EP+ and EP-
These header pins provide a connection to the input of the earpiece bypass switch.
LSOUT- and LSOUT+
HPL and HPR
J1
JU1
These header pins provide a connection to Class D loudspeaker outputs. Apply a load greater than 4Ω. A low
pass filter may be required for measurements.
These header pins provide a connection to headphone outputs. Apply a load greater than 16Ω.
J1 provides a USB connection to control the LM49153.
Stereo headphone jack
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
21
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Power Supply Sequencing
The LM49153 uses two power supply voltages, VDD for the Class D and HPVDD for the Headphones. If using two
separate power supplies, apply VDD first before applying HPVDD to ensure proper operation.
I2C Interface GUI Software
The LM49153 demo board has the I2C signal generation microcontroller integrated and will generate the address
byte and the data byte when used with the LM49153 GUI software (see Figure 27).
Figure 27. GUI Software
Software Installation Instructions
1. Unzip the LM49153 setup.zip file to a specified folder.
2. Run “LM49153 setup.msi” from the specified folder. If prompted to install Microsoft framework 2.0, please
proceed to do so, internet connection may be required)
3. The LM49153 Control Software installation will begin.
22
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Bill Of Materials
Item
Ref Designator
1
PCB
2
U1
3
U2
Part Description
Manufacturer
Part Number
LM49153EVAL PCB
Texas
Instruments
551600453-001 RevA
Value
Footprint
Qty
1
LM49153TMEVAL IC
Texas
instruments
LM49153TM
1
C8051F320
Silicon Labs
C8051F320
LQFP-32
LP5900
Texas
instruments
LP5900TL-1.8
uSMD-4
LP38691-ADJ
Texas
instruments
LP38691SD-ADJ
Panasonic
ECJ-1VB1A225K
2.2uF
603
7
1
1
4
U3
5
U4
6
C1, C4, C6, C7, C13
Ceramic Capacitor
7
C5
Tantalum capacitor
AVX
TPSB106K016R0800
10uF
B Case
1
8
C9, C10
Ceramic Capacitor
Taiyo Yuden
EMK316B7105KF-T
1uF
1206
2
9
C11, C12
Ceramic Capacitor
Panasonic
ECJ-3VB1C224K
0.22uF
1206
2
10
C14, C15
Ceramic Capacitor
Taiyo Yuden
JMK107BJ106MA-T
10uF
603
2
11
C16, C17
Ceramic Capacitor
Kemet
C0603C474K4RACTU
0.47uF
603
2
12
C3, C18, C20
Ceramic Capacitor
Kemet
C0603C104J3RACTU
0.1uF
603
2
13
C2, C8, C19, C21
Ceramic Capacitor
Taiyo Yuden
LMK107BJ475KA-T
4.7uF
603
2
14
J1
Mini USB B Type
Hirose
UX60-MB-5ST
15
JU1
5-pole Headphone Jack
Switch Craft
35RAPC4BH3
16
L1, L2
FERRITE
17
R1, R2
18
R4, R5, R8, R9
19
LLP-6
1
1
FERRITE
CHIP 30
OHM
3000MA
0805
805
2
10ohm
Murata
BLM21PG300SN1D
0603 Resistor
Panasonic
ERJ-3EKF10R0V
603
2
0603 Resistor
Vishay/Dale
603
4
R6
0603 Resistor
Vishay/Dale
603
1
20
R7
0603 Resistor
Vishay/Dale
603
1
21
EP+, EP-, EPOUT+,
EPOUT-, GND, GND1,
GND2, GND3, GND4,
GND5, GND6, GND7,
GND8, HPL, HPR,
HPVDD, INL2,
INM+/INL1, INM-/INR1,
INR2, VDD, LSOUT+,
LSOUT-, JU3
2–pin 100 mil Jumper
AMP
87220–2
22
JU2, JU4, JU5
CONN HEADR BRKWAY.
10003POS STR
TYCO
9–146285–0–03
23
R3
24
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
23
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Demo Board Schematic Diagram
24
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
LM49153
www.ti.com
SNAS496C – JANUARY 2011 – REVISED MAY 2013
Demo Board Layout
Figure 28. Top Layer
Figure 29. Top Silkscreen
Figure 30. Layer 2
Figure 31. Layer 3
Figure 32. Bottom Layer
Figure 33. Bottom Silkscreen
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
25
LM49153
SNAS496C – JANUARY 2011 – REVISED MAY 2013
www.ti.com
Revision History
26
Rev
Date
1.0
12/02/10
Initial WEB released.
Description
1.01
12/08/10
Text edits.
1.02
03/31/11
Changed the Typical value on Xtalk from 68 to 78 (EC table).
1.03
04/01/11
Changed the Typical value on Xtalk from 78 to 80 (EC table).
C
05/03/13
Changed layout of National Data Sheet to TI format.
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LM49153
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
LM49153TME/NOPB
ACTIVE
DSBGA
YFQ
25
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
GO1
LM49153TMX/NOPB
ACTIVE
DSBGA
YFQ
25
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
GO1
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
