Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
LM5109A High Voltage 1A Peak Half Bridge Gate Driver
1 Features
3 Description
•
The LM5109A is a cost effective, high voltage gate
driver designed to drive both the high-side and the
low-side N-Channel MOSFETs in a synchronous
buck or a half bridge configuration. The floating highside driver is capable of working with rail voltages up
to 90V. The outputs are independently controlled with
TTL compatible input thresholds. The robust level
shift technology operates at high speed while
consuming low power and providing clean level
transitions from the control input logic to the high-side
gate driver. Under-voltage lockout is provided on both
the low-side and the high-side power rails. The
device is available in the SOIC and the thermally
enhanced WSON packages.
1
•
•
•
•
•
•
•
•
•
•
Drives Both a High-Side and Low-Side N-Channel
MOSFET
1A peak Output Current (1.0A Sink / 1.0A Source)
Independent TTL Compatible Inputs
Bootstrap Supply Voltage to 108V DC
Fast Propagation Times (30 ns Typical)
Drives 1000 pF Load with 15ns Rise and Fall
Times
Excellent Propagation Delay Matching (2 ns
Typical)
Supply Rail Under-Voltage Lockout
Low Power Consumption
Pin Compatible with ISL6700
Industry Standard SOIC-8 and Thermally
Enhanced WSON-8 Package
2 Applications
•
•
•
•
Device Information(1)
PART NUMBER
LM5109A
PACKAGE
BODY SIZE (NOM)
SOIC (8)
4.90 mm × 3.91 mm
WSON (8)
4.00 mm × 4.00 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Current Fed Push-Pull Converters
Half and Full Bridge Power Converters
Solid State Motor Drives
Two Switch Forward Power Converters
Simplified Application Diagram
DBoot
RBoot
VIN
VCC
HB
VDD
HI
HO
LM5109
LI
HS
LOAD
LO
VSS
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
6.1
6.2
6.3
6.4
6.5
6.6
6.7
3
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics ..........................................
Typical Performance Characteristics ........................
Detailed Description .............................................. 8
7.1 Overview ................................................................... 8
7.2 Functional Block Diagram ......................................... 8
7.3 Feature Description................................................... 8
7.4 Device Functional Modes.......................................... 9
8
Application and Implementation ........................ 10
8.1 Application Information............................................ 10
8.2 Typical Application ................................................. 11
9 Power Supply Recommendations...................... 15
10 Layout................................................................... 16
10.1 Layout Guidelines ................................................. 16
10.2 Layout Example .................................................... 16
11 Device and Documentation Support ................. 17
11.1
11.2
11.3
11.4
11.5
11.6
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resource............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
17
17
17
17
17
17
12 Mechanical, Packaging, and Orderable
Information ........................................................... 17
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (March 2016) to Revision C
Page
•
Updated values in the Thermal Information table to align with JEDEC standards................................................................. 4
•
Added Overview section. ........................................................................................................................................................ 8
•
Added Feature Description section. ....................................................................................................................................... 8
•
Added Device Functional Modes section. .............................................................................................................................. 9
•
Added Typical Application section........................................................................................................................................ 11
•
Added Power Supply Recommendations section. .............................................................................................................. 15
Changes from Revision A (March 2013) to Revision B
•
Added Device Information table, ESD Ratings, Pin Configuration and Functions section, Detailed Description
section, Application and Implementation section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................ 1
Changes from Original (March 2013) to Revision A
•
2
Page
Page
Changed layout of National Semiconductor Data Sheet to TI format .................................................................................. 10
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
5 Pin Configuration and Functions
D Package
8-Pin SOIC
Top View
NGT Package
8-Pin WSON
Top View
VDD
1
8
HB
HI
2
7
HO
LI
3
6
HS
VSS
4
5
LO
VDD
1
8
HB
HI
2
7
HO
LI
3
6
HS
VSS
4
5
LO
Pin Functions
Pin #
NAME
DESCRIPTION
APPLICATION INFORMATION
SOIC
WSON (1)
1
1
VDD
Positive gate drive supply
Locally decouple to VSS using low ESR/ESL capacitor located as
close to IC as possible.
2
2
HI
High side control input
The HI input is compatible with TTL input thresholds. Unused HI input
should be tied to ground and not left open
3
3
LI
Low side control input
The LI input is compatible with TTL input thresholds. Unused LI input
should be tied to ground and not left open.
4
4
VSS
Ground reference
All signals are referenced to this ground.
5
5
LO
Low side gate driver output
Connect to the gate of the low-side N- MOS device.
6
6
HS
High side source connection
Connect to the negative terminal of the bootstrap capacitor and to the
source of the high-side N-MOS device.
7
7
HO
High side gate driver output
Connect to the gate of the high-side N-MOS device.
8
8
HB
High side gate driver positive
supply rail
Connect the positive terminal of the bootstrap capacitor to HB and
the negative terminal of the bootstrap capacitor to HS. The bootstrap
capacitor should be placed as close to IC as possible.
(1)
For WSON package it is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PCB
and the ground plane should extend out from underneath the package to improve heat dissipation.
6 Specifications
6.1 Absolute Maximum Ratings
See
(1) (2)
MIN
MAX
VDD to VSS
–0.3
18
V
HB to HS
−0.3
18
V
LI or HI to VSS
−0.3
VDD + 0.3
V
LO to VSS
−0.3
VDD + 0.3
V
HO to VSS
VHS − 0.3
VHB + 0.3
V
−5
90
V
HS to VSS (3)
HB to VSS
UNIT
108
V
Junction Temperature
–40
150
°C
Storage Temperature Range
−55
150
°C
(1)
(2)
(3)
Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under
which operation of the device is specified. Operating Ratings do not imply performance limits. For performance limits and associated test
conditions, see the Electrical Characteristics.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally
not exceed –1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated
voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than VDD – 15V. For example, if
VDD = 10V, the negative transients at HS must not exceed –5V.
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
3
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
www.ti.com
6.2 ESD Ratings
V(ESD)
(1)
Electrostatic discharge
Human-body model (HBM)
VALUE
UNIT
±1500
V
(1)
The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin.
6.3 Recommended Operating Conditions
MIN
VDD
HS
NOM
MAX
8
V
−1
90
V
VHS + 8
VHS + 14
(1)
HB
HS Slew Rate
−40
Junction Temperature
(1)
UNIT
14
V
< 50
V/ns
125
°C
In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally
not exceed –1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated
voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than VDD – 15V. For example, if
VDD = 10V, the negative transients at HS must not exceed –5V.
6.4 Thermal Information
LM5109A
THERMAL METRIC (1)
D (SOIC)
NGT (WSON)
UNIT
8 PINS
8 PINS
RθJA
Junction-to-ambient thermal resistance
117.6
42.3
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
64.9
34
°C/W
RθJB
Junction-to-board thermal resistance
58.1
19.3
°C/W
ψJT
Junction-to-top characterization parameter
17.4
0.4
°C/W
ψJB
Junction-to-board characterization parameter
57.6
19.5
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
–
8.1
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.5 Electrical Characteristics
Unless otherwise specified, VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO (1). Typical limits are for TJ = 25°C, and
minimum and maximum limits apply over the operating junction temperature range (–40°C to 125°C).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY CURRENTS
IDD
VDD quiescent current
LI = HI = 0V
0.3
0.6
mA
IDDO
VDD operating current
f = 500 kHz
1.8
2.9
mA
IHB
Total HB quiescent current
LI = HI = 0V
0.06
0.2
mA
IHBO
Total HB operating current
f = 500 kHz
1.4
2.8
mA
IHBS
HB to VSS current, quiescent
VHS = VHB = 90V
0.1
10
IHBSO
HB to VSS current, operating
f = 500 kHz
0.5
µA
mA
INPUT PINS LI and HI
VIL
Low-level input voltage threshold
VIH
High-level input voltage threshold
RI
Input pulldown resistance
0.8
1.8
V
1.8
2.2
V
100
200
500
kΩ
6.0
6.7
7.4
V
UNDER-VOLTAGE PROTECTION
VDDR
VDD rising threshold
VDDH
VDD threshold hysteresis
VHBR
HB rising threshold
(1)
4
VDDR = VDD – VSS
0.5
VHBR = VHB – VHS
5.7
6.6
V
7.1
V
Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through
correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
Electrical Characteristics (continued)
Unless otherwise specified, VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO(1). Typical limits are for TJ = 25°C, and
minimum and maximum limits apply over the operating junction temperature range (–40°C to 125°C).
PARAMETER
VHBH
TEST CONDITIONS
MIN
TYP
HB threshold hysteresis
MAX
UNIT
0.4
V
LO GATE DRIVER
VOLL
Low-level output voltage
ILO = 100 mA, VOHL = VLO – VSS
0.38
0.65
V
VOHL
High-level output voltage
ILO = −100 mA, VOHL = VDD – VLO
0.72
1.20
V
IOHL
Peak pullup current
VLO = 0V
1.0
A
IOLL
Peak pulldown current
VLO = 12V
1.0
A
HO GATE DRIVER
VOLH
Low-level output voltage
IHO = 100 mA, VOLH = VHO – VHS
0.38
0.65
V
VOHH
High-level output voltage
IHO = −100 mA, VOHH = VHB – VHO
0.72
1.20
V
IOHH
Peak pullup current
VHO = 0V
1.0
A
IOLH
Peak pulldown current
VHO = 12V
1.0
A
6.6 Switching Characteristics
Unless otherwise specified, VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO. Typical limits are for TJ = 25°C, and
minimum and maximum limits apply over the operating junction temperature range (–40°C to 125°C).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tLPHL
Lower turn-off propagation delay
(LI falling to LO falling)
30
56
ns
tHPHL
Upper turn-off propagation delay
(HI falling to HO falling)
30
56
ns
tLPLH
Lower turn-on propagation delay
(LI rising to LO rising)
32
56
ns
tHPLH
Upper turn-on propagation delay
(HI rising to HO rising)
32
56
ns
tMON
Delay matching: lower turn-on and upper
turn-off
2
15
ns
tMOFF
Delay matching: lower turn-off and upper
turn-on
2
15
ns
tRC, tFC
Either output rise or fall time
15
-
ns
tPW
Minimum input pulse width that changes
the output
CL = 1000 pF
50
ns
LI
LI
HI
tHPLH
tLPLH
HI
tHPHL
tLPHL
LO
LO
HO
HO
tMON
tMOFF
Figure 1. Timing Diagram
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
5
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
www.ti.com
6.7 Typical Performance Characteristics
100
100
VDD = VHB = 12V
CL = 1000 pF
VSS = VHS = 0V
10
IHBO (mA)
10
CL = 1000 pF
IDDO (mA)
CL = 2200 pF
CL = 4400 pF
CL = 2200 pF
CL = 4400 pF
1
1
CL = 0 pF
0.1
CL = 0 pF
CL = 470 pF
CL = 470 pF
0.01
0.1
1
10
100
1
1000
10
100
1000
FREQUENCY (kHz)
FREQUENCY (kHz)
VDD = VHB = 12 V
VSS = VHS = 0 V
Figure 3. HB Operating Current vs Frequency
Figure 2. VDD Operating Current vs Frequency
0.45
2.2
0.40
IDDO
0.35
CL = 0 pF
f = 500 kHz
1.8
IDD, IHB (mA)
IDDO, IHBO (mA)
2.0
VDD = VHB = 12V
1.6
VSS = VHS = 0V
1.4
IHBO
IDDO
0.30
0.25 LI = HI = 0V
VDD = VHB = 12V
0.20
VSS = VHS = 0V
0.15
0.10
1.2
IHBO
0.05
0.00
-40 -25 -10 5 20 35 50 65 80 95 110 125
1.0
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (oC)
TEMPERATURE (°C)
Figure 5. Quiescent Current vs Temperature
Figure 4. Operating Current vs Temperature
600
44
CL = 0 pF
VDD = VHB
VDD = VHB = 12V
CURRENT (PA)
VSS= VHS = 0V
PROPAGATION DELAY (ns)
500
LI = HI = 0V
IDD
400
300
200
IHB
100
0
8
10
12
14
16
18
40
VSS = VHS = 0V
36
turn off
32
tHPLH
28
24
tLPLH
turn on
20
-40 -25 -10 5 20 35 50 65 80 95 110 125
VDD, VHB (V)
TEMPERATURE (oC)
Figure 6. Quiescent Current vs Voltage
6
tLPHL
tHPHL
Figure 7. Propagation Delay vs Temperature
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
Typical Performance Characteristics (continued)
0.6
1.6
Output Current : -100 mA
VSS = VHS = 0V
Output Current : -100 mA
1.4
VSS = VHS = 0V
0.5
1.2
VDD = VHB = 8V
1.0
VOL (V)
VOH (V)
VDD = VHB = 8V
0.8
0.4
VDD = VHB = 12V
0.6
VDD = VHB = 12V
0.4
0.3
VDD = VHB = 16V
VDD = VHB = 16V
0.2
0.2
-40 -25 -10 5 20 35 50 65 80 95 110 125
0
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (°C)
TEMPERATURE (°C)
Figure 8. LO and HO High Level Output Voltage vs
Temperature
THRESHOLD (V)
6.9
0.50
VDDR = VDD - VSS
0.48
VHBR = VHB - VHS
0.46
HYSTERESIS (V)
7.0
Figure 9. LO and HO Low Level Output Voltage vs
Temperature
6.8
VDDR
6.7
VHBR
6.6
VDDH
0.44
0.42
0.40
0.38
VHBH
0.36
6.5
0.34
6.4
0.32
0.30
-40 -25 -10 5 20 35 50 65 80 95 110 125
6.3
-40 -25 -10 5 20 35 50 65 80 95 110 125
TEMPERATURE (oC)
TEMPERATURE (oC)
Figure 10. Undervoltage Rising Thresholds vs Temperature
Figure 11. Undervoltage Hysteresis vs Temperature
1.92
VDD = 12V
1.95
INPUT THRESHOLD VOLTAGE (V)
INPUT THRESHOLD VOLTAGE (V)
2.00
VSS = 0V
Rising
1.90
1.85
Falling
1.80
1.75
1.91
Rising
1.90
1.89
1.88
1.87
1.86
1.85
Falling
1.84
1.83
1.82
1.81
1.70
1.80
8
-40 -25 -10 5 20 35 50 65 80 95 110 125
9
10
11
12
13
14
15
16
VDD (V)
o
TEMPERATURE ( C)
Figure 12. Input Thresholds vs Temperature
Figure 13. Input Thresholds vs Supply Voltage
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
7
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
www.ti.com
7 Detailed Description
7.1 Overview
The LM5109A is a cost-effective, high-voltage gate driver designed to drive both the high-side and the low-side
N-channel FETs in a synchronous buck or a half-bridge configuration. The outputs are independently controlled
with TTL compatible input thresholds. The floating high-side driver is capable of working with HB voltage up to
108 V. An external high-voltage diode must be provided to charge high-side gate drive bootstrap capacitor. A
robust level shifter operates at high speed while consuming low power and providing clean level transitions from
the control logic to the high-side gate driver. Undervoltage lockout (UVLO) is provided on both the low-side and
the high-side power rails.
7.2 Functional Block Diagram
VDD
HV
HB
UVLO
LEVEL
SHIFT
DRIVER
HO
HS
HI
VDD
UVLO
DRIVER
LO
L
I
VSS
Copyright © 2016, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Start-Up and UVLO
Both top and bottom drivers include UVLO protection circuitry which monitors the supply voltage (VDD) and
bootstrap capacitor voltage (VHB–HS) independently. The UVLO circuit inhibits the output until sufficient supply
voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering
during supply voltage variations. When the supply voltage is applied to the VDD pin of the LM5109A, the top and
bottom gates are held low until VDD exceeds the UVLO threshold, typically about 6.7 V. Any UVLO condition on
the bootstrap capacitor (VHB–HS) will only disable the high-side output (HO).
7.3.2 Level Shift
The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to
the switch node (HS). The level shift allows control of the HO output which is referenced to the HS pin and
provides excellent delay matching with the low-side driver.
8
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
Feature Description (continued)
7.3.3 Output Stages
The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance,
and high-peak current capability of both outputs allow for efficient switching of the power MOSFETs. The lowside output stage is referenced to VSS and the high-side is referenced to HS.
7.4 Device Functional Modes
The device operates in normal mode and UVLO mode. See Start-Up and UVLO for more information on UVLO
operation mode. In normal mode when the VDD and VHB–HS are above UVLO threshold, the output stage is
dependent on the states of the HI and LI pins. The output HO and LO will be low if input state is floating.
Table 1. INPUT and OUTPUT Logic Table
LI
HO (1)
L
L
L
L
L
H
L
H
H
L
H
L
H
H
H
H
Floating
Floating
L
L
HI
(1)
(2)
LO (2)
HO is measured with respect to the HS.
LO is measured with respect to the VSS.
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
9
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
To operate power MOSFETs at high switching frequencies and to reduce associated switching losses, a powerful
gate driver is employed between the PWM output of controller and the gates of the power semiconductor
devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the
gates of the switching devices. With the advent of digital power, this situation is often encountered because the
PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power
switch. Level shift circuit is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) to fully turn
on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN and PNP
bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting
capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also
find other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current
driver IC physically close to the power switch), driving gate-drive transformers and controlling floating powerdevice gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses
from the controller into the driver.
The LM5109A is the high-voltage gate drivers designed to drive both the high-side and low-side N-channel
MOSFETs in a half-bridge configuration, full-bridge configuration, or in a synchronous buck circuit. The floating
high-side driver is capable of operating with supply voltages up to 90 V. This allows for N-channel MOSFETs
control in half-bridge, full-bridge, push-pull, two-switch forward and active clamp topologies. The outputs are
independently controlled. Each channel is controlled by its respective input pins (HI and LI), allowing full and
independent flexibility to control ON and OFF-time of the output.
8.1.1 HS Transient Voltages Below Ground
The HS node will always be clamped by the body diode of the lower external FET. In some situations, board
resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS
node can swing below ground provided:
1. HS must always be at a lower potential than HO. Pulling HO more than –0.3V below HS can activate
parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to
the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed
externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must
be placed as close to the IC pins as possible in order to be effective.
2. HB to HS operating voltage should be 15V or less. Hence, if the HS pin transient voltage is –5V, VDD should
be ideally limited to 10V to keep HB to HS below 15V.
3. Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation. The
capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO
and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the
leads of the IC which must be avoided for reliable operation.
10
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
8.2 Typical Application
VIN
VCC
RBOOT
Anti-parallel Diode
(Optional)
DBOOT
HB
VDD
Secondary
Side Circuit
RGATE
HO
VDD
CBOOT
0.1 µF
PWM
Controller
OUT1
HI
HS
T1
LM5109
RGATE
LI
OUT2
LO
1.0 µF
VSS
Figure 14. LM5109A Driving MOSFETs in a Half-Bridge Converter
8.2.1 Design Requirements
Table 2 lists the design parameters of the LM5109A.
Table 2. Design Example
PARAMETER
VALUE
Gate Driver
LM5109A
MOSFET
CSD19534KCS
VDD
10 V
QG
17 nC
fSW
500 kHz
8.2.2 Detailed Design Procedure
8.2.2.1 Select Bootstrap and VDD Capacitor
The bootstrap capacitor must maintain the VHB-HS voltage above the UVLO threshold for normal operation.
Calculate the maximum allowable drop across the bootstrap capacitor with Equation 1.
'VHB VDD VDH VHBL 10 V 1 V 6.7 V 2.3 V
where
•
•
•
VDD = Supply voltage of the gate drive IC
VDH = Bootstrap diode forward voltage drop
VHBL = VHBRmax – VHBH, HB falling threshold
(1)
Then, the total charge needed per switching cycle is estimated by Equation 2.
D
IHB
0.95
0.2 mA
QTotal QG IHBS u Max
17 nC 10 PA u
17.5 nC
¦SW ¦SW
500 kHz 500 kHz
where
•
QG = Total MOSFET gate charge
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
11
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
•
•
•
www.ti.com
IHBS = HB to VSS Leakage current
DMax = Converter maximum duty cycle
IHB = HB Quiescent current
(2)
Therefore, the minimum CBoot must be:
QTotal 17.5 nC
CBoot
7.6 nF
'VHB
2.3 V
(3)
In practice, the value of the CBoot capacitor must be greater than calculated to allow for situations where the
power stage may skip pulse due to load transients. TI recommends having enough margins and place the
bootstrap capacitor as close to the HB and HS pins as possible.
CBoot = 100 nF
(4)
As a general rule the local VDD bypass capacitor must be 10 times greater than the value of CBoot, as shown in
Equation 5.
CVDD = 1 µF
(5)
The bootstrap and bias capacitors must be ceramic types with X7R dielectric. The voltage rating must be twice
that of the maximum VDD considering capacitance tolerances once the devices have a DC bias voltage across
them and to ensure long-term reliability.
8.2.2.2 Select External Bootstrap Diode and Its Series Resistor
The bootstrap capacitor is charged by the VDD through the external bootstrap diode every cycle when low-side
MOSFET turns on. The charging of the capacitor involves high peak currents, and therefore transient power
dissipation in the bootstrap diode may be significant and the conduction loss also depends on its forward voltage
drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate
driver circuit.
For the selection of external bootstrap diodes, see AN-1317 Selection of External Bootstrap Diode for LM510X
Devices (SNVSA083). Bootstrap resistor RBOOT is selected to reduce the inrush current in DBOOT and limit the
ramp up slew rate of voltage of VHB-HS during each switching cycle, especially when HS pin have excessive
negative transient voltage. RBOOT recommended value is between 2 Ω and 10 Ω depending on diode selection. A
current limiting resistor of 2.2 Ω is selected to limit inrush current of bootstrap diode, and the estimated peak
current on the DBoot is shown in Equation 6.
VDD VDH 10 V 1 V
IDBoot(pk)
|4A
RBoot
2.2 :
where
•
VDH is the bootstrap diode forward voltage drop
(6)
8.2.2.3 Selecting External Gate Driver Resistor
The external gate driver resistor, RGATE, is sized to reduce ringing caused by parasitic inductances and
capacitances and also to limit the current coming out of the gate driver.
Peak HO pullup current are calculated in Equation 7.
VDD VDH
10 V 1 V
IOHH
RHOH RGate RGFET_Int 1.2 V / 100 mA 4.7 : 2.2 :
0.48 A
where
•
•
•
•
•
IOHH = Peak pullup current
VDH = Bootstrap diode forward voltage drop
RHOH = Gate driver internal HO pullup resistance, provide by driver data sheet directly or estimated from the
testing conditions, that is RHOH = VOHH / IHO
RGate = External gate drive resistance
RGFET_Int = MOSFET internal gate resistance, provided by transistor data sheet
(7)
Similarly, Peak HO pulldown current is shown in Equation 8.
12
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
IOLH
RHOL
VDD VDH
RGate RGFET_Int
where
•
RHOL is the HO pulldown resistance
(8)
Peak LO pullup current is shown in Equation 9.
VDD
IOHL
RLOH RGate RGFET_Int
where
•
RLOH is the LO pullup resistance
(9)
Peak LO pulldown current is shown in Equation 10.
VDD
IOLL
RLOL RGate RFET_Int
where
•
RLOL is the LO pulldown resistance
(10)
For some scenarios, if the applications require fast turnoff, an anti-paralleled diode on RGate could be used to
bypass the external gate drive resistor and speed up turnoff transition.
8.2.2.4 Estimate the Driver Power Loss
The total driver IC power dissipation can be estimated through the following components.
1. Static power losses, PQC, due to quiescent current – IDD and IHB
PQC = VDD × IDD + (VDD – VDH) × IHB
(11)
2. Level-shifter losses, PIHBS, due high-side leakage current – IHBS
PIHBS = VHB × IHBS × D
where
•
D is the high-side switch duty cycle
(12)
3. Dynamic losses, PQG1&2, due to the FETs gate charge – QG
RGD_R
PQG1&2 2 u VDD u QG u ¦SW u
RGD_R RGate RGFET_Int
where
•
•
•
•
•
QG = Total FETs gate charge
fSW = Switching frequency
RGD_R = Average value of pullup and pulldown resistor
RGate = External gate drive resistor
RGFET_Int = Internal FETs gate resistor
(13)
4. Level-shifter dynamic losses, PLS, during high-side switching due to required level-shifter charge on each
switching cycle – QP
PLS = VHB × QP × fSW
(14)
In this example, the estimated gate driver loss in LM5109A is shown in Equation 15.
PLM5109A
10 V u 0.6 mA 9 V u 0.2 mA 72 V u 10 PA u 0.95 2 u 10 u 17 nC u 500 kHz u
12 :
12 : 4.7 : 2.2 :
72 V u 0.5 nC u 500 kHz
0.134 W
(15)
For a given ambient temperature, the maximum allowable power loss of the IC can be defined as shown in
Equation 16.
TJ TA
PLM5109A
R TJA
where
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
13
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
•
•
•
•
www.ti.com
PLM5109B = The total power dissipation of the driver
TJ = Junction temperature
TA = Ambient temperature
RθJA = Junction-to-ambient thermal resistance
(16)
The thermal metrics for the driver package is summarized in the Thermal Information table of the data sheet. For
detailed information regarding the thermal information table, please refer to the Semiconductor and IC Package
Thermal Metrics (SPRA953).
8.2.3 Application Curves
Figure 15 and Figure 16 shows the rising and falling time as well as turnon and turnoff propagation delay testing
waveform in room temperature, and waveform measurement data (see the bottom part of the waveform). Each
channel (HI, LI, HO, and LO) is labeled and displayed on the left hand of the waveforms.
The testing condition: load capacitance is 1 nF, VDD = 12 V, fSW = 500 kHz.
HI and LI share one same input from function generator, therefore, besides the propagation delay and rising and
falling time, the difference of the propagation delay between HO and LO gives the propagation delay matching
data.
CL = 1 nF
VDD = 12 V
fSW = 500 kHz
Figure 15. Rising Time and Turnon Propagation Delay
14
CL = 1 nF
VDD = 12 V
fSW = 500 kHz
Figure 16. Falling Time and Turnoff Propagation Delay
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
9 Power Supply Recommendations
The recommended bias supply voltage range for LM5109A is from 8 V to 14 V. The lower end of this range is
governed by the internal undervoltage lockout (UVLO) protection feature of the VDD supply circuit blocks. The
upper end of this range is driven by the 18-V absolute maximum voltage rating of the VDD. TI recommends
keeping a 4-V margin to allow for transient voltage spikes.
The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in
normal mode, if the VDD voltage drops, the device continues to operate in normal mode as long as the voltage
drop does not exceed the hysteresis specification, VDDH. If the voltage drop is more than hysteresis specification,
the device shuts down. Therefore, while operating at or near the 8-V range, the voltage ripple on the auxiliary
power supply output must be smaller than the hysteresis specification of LM5109A to avoid triggering deviceshutdown.
A local bypass capacitor must be placed between the VDD and GND pins. And this capacitor must be located as
close to the device as possible. A low-ESR, ceramic surface mount capacitor is recommended. TI recommends
using 2 capacitors across VDD and GND: a 100-nF, ceramic surface-mount capacitor for high-frequency filtering
placed very close to VDD and GND pin, and another surface-mount capacitor, 220-nF to 10-µF, for IC bias
requirements. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin.
Therefore a 22-nF to 220-nF local decoupling capacitor is recommended between the HB and HS pins.
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
15
LM5109A
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
www.ti.com
10 Layout
10.1 Layout Guidelines
Optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations
during circuit board layout. The following points are emphasized:
1. Low ESR / ESL capacitors must be connected close to the IC between VDD and VSS pins and between HB
and HS pins to support high peak currents being drawn from VDD and HB during the turn-on of the external
MOSFETs.
2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a
good quality ceramic capacitor must be connected between the MOSFET drain and ground (VSS).
3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances between
the top MOSFET source and the of the bottom MOSFET drain (synchronous rectifier) must be minimized.
4. Grounding considerations:
– The first priority in designing grounding connections is to confine the high peak currents that charge and
discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and
minimize noise issues on the gate terminals of the MOSFETs. The gate driver should be placed as close
as possible to the MOSFETs.
– The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap
diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The
bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground
referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak
current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
10.2 Layout Example
Figure 17. Layout Example
16
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
LM5109A
www.ti.com
SNVS412C – APRIL 2006 – REVISED SEPTEMBER 2016
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For additional information, see the following:
AN-1317 Selection of External Bootstrap Diode for LM510x Devices (SNVA083)
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.3 Community Resource
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Product Folder Links: LM5109A
17
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
LM5109AMA/NOPB
ACTIVE
SOIC
D
8
95
RoHS & Green
Call TI | SN
Level-1-260C-UNLIM
-40 to 125
L5109
AMA
LM5109AMAX/NOPB
ACTIVE
SOIC
D
8
2500
RoHS & Green
Call TI | SN
Level-1-260C-UNLIM
-40 to 125
L5109
AMA
LM5109ASD/NOPB
ACTIVE
WSON
NGT
8
1000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
5109ASD
LM5109ASDX/NOPB
ACTIVE
WSON
NGT
8
4500
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
5109ASD
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
