Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
LMR12010 3-V to 20-V, 1-A Step-Down DC/DC Switching Regulator in SOT-23
1 Features
3 Description
•
•
•
•
The LMR12010 regulator is a monolithic, high
frequency, PWM step-down DC/DC converter in a 6pin thin SOT23 package. It provides all the active
functions to provide local DC/DC conversion with fast
transient response and accurate regulation in the
smallest possible PCB area.
1
•
•
•
•
•
•
•
•
Input Voltage Range of 3 V to 20 V
Output Voltage Range of 0.8 V to 17 V
Output Current up to 1 A
1.6 MHz (LMR12010X) and 3 MHz (LMR12010Y)
Switching Frequencies
Low Shutdown IQ, 30 nA Typical
Internal Soft Start
Internally Compensated
Current-Mode PWM Operation
Thermal Shutdown
Tiny Overall Solution Reduces System Cost
Thin 6-Pin SOT-23 Package (2.97 × 1.65 × 1 mm)
Create a custom design using the LMR12010 with
the WEBENCH® Power Designer
With a minimum of external components and online
design support through WEBENCH, the LMR12010 is
easy to use. The ability to drive 1-A loads with an
internal 300-mΩ NMOS switch using state-of-the-art
0.5-µm BiCMOS technology results in the best power
density available. The world class control circuitry
allows for on-times as low as 13 ns, thus supporting
exceptionally high frequency conversion over the
entire 3-V to 20-V input operating range down to the
minimum output voltage of 0.8 V. Switching frequency
is internally set to 1.6 MHz (LMR12010X) or 3 MHz
(LMR12010Y), allowing the use of extremely small
surface mount inductors and chip capacitors. Even
though the operating frequencies are very high,
efficiencies up to 90% are easy to achieve. External
shutdown is included, featuring an ultra-low standby
current of 30 nA. The LMR12010 utilizes currentmode control and internal compensation to provide
high-performance regulation over a wide range of
operating conditions. Additional features include
internal soft-start circuitry to reduce inrush current,
pulse-by-pulse current limit, thermal shutdown, and
output overvoltage protection.
2 Applications
•
•
•
•
•
•
Point-of-Load Conversions from 3.3-V, 5-V, and
12-V Rails
Space Constrained Applications
Battery Powered Equipment
Industrial Distributed Power Applications
Power Meters
Portable Hand-Held Instruments
Device Information(1)
PART NUMBER
LMR12010
PACKAGE
SOT-23-THIN (6)
BODY SIZE (NOM)
2.90 mm × 1.60 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application
D2
VIN
BOOST
VIN
C3
C1
L1
SW
LMR12010
ON
OFF
VOUT
D1
EN
C2
R1
FB
GND
R2
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
4
4
5
6
Absolute Maximum Ratings .....................................
Recommended Operating Ratings ...........................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 9
7.1 Overview ................................................................... 9
7.2 Functional Block Diagram ....................................... 10
7.3 Feature Description................................................. 11
8
Application and Implementation ........................ 15
8.1 Application Information............................................ 15
8.2 Typical Application ................................................. 15
9
Layout ................................................................... 21
9.1 Layout Considerations ............................................ 21
9.2 Calculating The LMR12010 Junction Temperature 21
10 Device and Documentation Support ................. 24
10.1
10.2
10.3
10.4
10.5
10.6
Device Support......................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
24
24
24
24
24
25
11 Mechanical, Packaging, and Orderable
Information ........................................................... 25
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (September 2011) to Revision B
•
2
Page
Editorial changes only; add WEBENCH links ........................................................................................................................ 1
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
5 Pin Configuration and Functions
DDC Package
6-Pin SOT-23-THIN
Top View
Pin 1 Identification
1
6
BOOST
1
6
SW
2
5
GND
2
5
VIN
3
4
FB
3
4
EN
Pin Descriptions
PIN
DESCRIPTION
NO.
NAME
1
BOOST
Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between
the BOOST and SW pins.
2
GND
Signal and Power ground pin. Place the bottom resistor of the feedback network as close as possible to
this pin for accurate regulation.
3
FB
Feedback pin. Connect FB to the external resistor divider to set output voltage.
4
EN
Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN +
0.3V.
5
VIN
Input supply voltage. Connect a bypass capacitor to this pin.
6
SW
Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
3
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
See notes
(1) (2)
.
VIN
-0.5V to 24V
SW Voltage
-0.5V to 24V
Boost Voltage
-0.5V to 30V
Boost to SW Voltage
-0.5V to 6.0V
FB Voltage
-0.5V to 3.0V
EN Voltage
-0.5V to (VIN + 0.3V)
Junction Temperature
ESD Susceptibility
150°C
(3)
2kV
Storage Temperature Range
-65°C to 150°C
For soldering specifications: see SNOA549
(1)
(2)
(3)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating ratings indicate
conditions for which the device is intended to be functional, but specific performance is not verified. For verified specifications and the
test conditions, see Electrical Characteristics
If Military/Aerospace specified devices are required,contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
Human body model, 1.5kΩ in series with 100pF.
6.2 Recommended Operating Ratings
(1)
VIN
3V to 20V
SW Voltage
-0.5V to 20V
Boost Voltage
-0.5V to 25V
Boost to SW Voltage
1.6V to 5.5V
−40°C to +125°C
Junction Temperature Range
Thermal Resistance θJA (2)
(1)
(2)
4
118°C/W
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended operating ratings indicate
conditions for which the device is intended to be functional, but specific performance is not verified. For verified specifications and the
test conditions, see Electrical Characteristics
Thermal shutdown will occur if the junction temperature exceeds 165°C. The maximum power dissipation is a function of TJ(MAX) , θJA
and TA . The maximum allowable power dissipation at any ambient temperature is PD = (TJ(MAX) – TA)/θJA . All numbers apply for
packages soldered directly onto a 3” x 3” PC board with 2oz. copper on 4 layers in still air. For a 2 layer board using 1 oz. copper in still
air, θJA = 204°C/W.
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
6.3 Electrical Characteristics
Specifications with standard typeface are for TJ = 25°C, and those in boldface type apply over the full Operating
Temperature Range (TJ = -40°C to 125°C). VIN = 5 V, VBOOST - VSW = 5V unless otherwise specified. Datasheet min/max
specification limits are specified by design, test, or statistical analysis.
PARAMETER
VFB
ΔVFB/ΔVIN
IFB
UVLO
TEST CONDITIONS
Feedback Voltage
Feedback Voltage Line Regulation
VIN = 3V to 20V
Feedback Input Bias Current
Sink/Source
Undervoltage Lockout
VIN Rising
Undervoltage Lockout
VIN Falling
UVLO Hysteresis
FSW
Switching Frequency
DMAX
Maximum Duty Cycle
DMIN
RDS(ON)
TYP (2)
MAX (1)
0.784
0.800
0.816
0.01
10
250
2.74
2.90
2.0
2.3
0.30
0.44
0.62
1.2
1.6
1.9
LMR12010Y
2.2
3.0
3.6
LMR12010X
85%
92%
LMR12010Y
78%
85%
2%
LMR12010Y
8%
Switch ON Resistance
VBOOST - VSW = 3V
Switch Current Limit
VBOOST - VSW = 3V
IQ
Quiescent Current
Switching
Quiescent Current (shutdown)
VEN = 0V
30
LMR12010X (50% Duty Cycle)
2.5
3.5
LMR12010Y (50% Duty Cycle)
4.25
6.0
Boost Pin Current
Shutdown Threshold Voltage
VEN Falling
Enable Threshold Voltage
VEN Rising
IEN
Enable Pin Current
Sink/Source
ISW
Switch Leakage
VEN_TH
1.2
V
nA
V
LMR12010X
LMR12010X
UNIT
%/V
ICL
IBOOST
(1)
(2)
Minimum Duty Cycle
MIN (1)
MHz
300
600
1.7
2.5
mΩ
A
1.5
2.5
mA
nA
0.4
1.8
mA
V
10
nA
40
nA
Specified to Average Outgoing Quality Level (AOQL).
Typicals represent the most likely parametric norm.
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
5
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
6.4 Typical Characteristics
All curves taken at VIN = 5V, VBOOST - VSW = 5V, L1 = 4.7 µH ("X"), L1 = 2.2 µH ("Y") and TA = 25°C, unless specified
otherwise.
VOUT = 5 V
VOUT = 5 V
Figure 1. Efficiency vs Load Current - "X"
VOUT = 3.3 V
VOUT = 3.3 V
Figure 3. Efficiency vs Load Current - "X"
VOUT = 1.5 V
Figure 4. Efficiency vs Load Current - "Y"
VOUT = 1.5 V
Figure 5. Efficiency vs Load Current - "X"
6
Figure 2. Efficiency vs Load Current - "Y"
Figure 6. Efficiency vs Load Current - "Y"
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
Typical Characteristics (continued)
All curves taken at VIN = 5V, VBOOST - VSW = 5V, L1 = 4.7 µH ("X"), L1 = 2.2 µH ("Y") and TA = 25°C, unless specified
otherwise.
Figure 7. Oscillator Frequency vs Temperature - "X"
VIN = 5 V
Figure 8. Oscillator Frequency vs Temperature - "Y"
VIN = 20 V
Figure 9. Current Limit vs Temperature
Figure 10. Current Limit vs Temperature
Figure 11. VFB vs Temperature
Figure 12. RDSON vs Temperature
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
7
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Typical Characteristics (continued)
All curves taken at VIN = 5V, VBOOST - VSW = 5V, L1 = 4.7 µH ("X"), L1 = 2.2 µH ("Y") and TA = 25°C, unless specified
otherwise.
Figure 13. IQ Switching vs Temperature
8
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
7 Detailed Description
7.1 Overview
The LMR12010 is a constant frequency PWM buck regulator IC that delivers a 1-A load current. The regulator
has a preset switching frequency of either 3 MHz (LMR12010Y) or 1.6 MHz (LMR12010X). These high
frequencies allow the LMR12010 to operate with small surface mount capacitors and inductors, resulting in
DC/DC converters that require a minimum amount of board space. The LMR12010 is internally compensated, so
it is simple to use, and requires few external components. The LMR12010 uses current-mode control to regulate
the output voltage.
The following operating description of the LMR12010 refers to the functional block diagram (Functional Block
Diagram) and to the waveforms in Figure 14. The LMR12010 supplies a regulated output voltage by switching
the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the
falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control
logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage (VSW) swings up to
approximately VIN, and the inductor current (IL) increases with a linear slope. IL is measured by the current-sense
amplifier, which generates an output proportional to the switch current. The sense signal is summed with the
regulator’s corrective ramp and compared to the error amplifier’s output, which is proportional to the difference
between the feedback voltage and VREF. When the PWM comparator output goes high, the output switch turns
off until the next switching cycle begins. During the switch off-time, inductor current discharges through Schottky
diode D1, which forces the SW pin to swing below ground by the forward voltage (VD) of the catch diode. The
regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.
VSW
D = TON/TSW
VIN
SW
Voltage
TOFF
TON
0
VD
IL
t
TSW
IPK
Inductor
Current
t
0
Figure 14. LMR12010 Waveforms Of SW Pin Voltage and Inductor Current
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
9
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
7.2 Functional Block Diagram
VIN
VIN
Current-Sense Amplifier
OFF
EN
Internal
Regulator
and
Enable
Circuit
+
-
BOOST
VBOOST
Under
Voltage
Lockout
Oscillator
CIN
D2
Thermal
Shutdown
Current
Limit
Output
Control
Logic
Reset
Pulse
+
ISENSE
+
+
Corrective Ramp
0.3:
Switch
Driver
SW
OVP
Comparator
-
ON
RSENSE
Error
Signal
D
1
+
PWM
Comparator
CBOOST
VSW L
IL
VOUT
COUT
0.88V
+
-
R
1
FB
Internal
Compensation
+
Error Amplifier
+
-
VREF
0.8V
R
2
GND
10
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
7.3 Feature Description
7.3.1 Boost Function
Capacitor CBOOST and diode D2 in Figure 15 are used to generate a voltage VBOOST. VBOOST – VSW is the gatedrive voltage to the internal NMOS control switch. To properly drive the internal NMOS switch during its on-time,
VBOOST needs to be at least 1.6 V greater than VSW. Although the LMR12010 operates with this minimum voltage,
it may not have sufficient gate drive to supply large values of output current. Therefore, it is recommended that
VBOOST be greater than 2.5 V above VSW for best efficiency. VBOOST – VSW should not exceed the maximum
operating limit of 5.5 V.
5.5 V > VBOOST – VSW > 2.5 V for best performance.
VBOOST
D2
BOOST
VIN
VIN
LMR12010
CIN
CBOOST
L
SW
VOUT
GND
D1
COUT
Figure 15. VOUT Charges CBOOST
When the LMR12010 starts up, internal circuitry from the BOOST pin supplies a maximum of 20 mA to CBOOST.
This current charges CBOOST to a voltage sufficient to turn the switch on. The BOOST pin continues to source
current to CBOOST until the voltage at the feedback pin is greater than 0.76 V.
There are various methods to derive VBOOST:
1. From the input voltage (VIN)
2. From the output voltage (VOUT)
3. From an external distributed voltage rail (VEXT)
4. From a shunt or series zener diode
In the Functional Block Diagram, capacitor CBOOST and diode D2 supply the gate-drive current for the NMOS
switch. Capacitor CBOOST is charged via diode D2 by VIN. During a normal switching cycle, when the internal
NMOS control switch is off (TOFF) (refer to Figure 14), VBOOST equals VIN minus the forward voltage of D2 (VFD2),
during which the current in the inductor (L) forward biases the Schottky diode D1 (VFD1). Therefore the voltage
stored across CBOOST is
VBOOST – VSW = VIN – VFD2 + VFD1
(1)
When the NMOS switch turns on (TON), the switch pin rises to
VSW = VIN – (RDSON × IL),
(2)
forcing VBOOST to rise thus reverse biasing D2. The voltage at VBOOST is then
VBOOST = 2 VIN – (RDSON × IL) – VFD2 + VFD1
(3)
which is approximately
2VIN – 0.4 V
(4)
for many applications. Thus the gate-drive voltage of the NMOS switch is approximately
VIN – 0.2 V
(5)
An alternate method for charging CBOOST is to connect D2 to the output as shown in Figure 15. The output
voltage must be between 2.5 V and 5.5 V, so that proper gate voltage will be applied to the internal switch. In this
circuit, CBOOST provides a gate-drive voltage that is slightly less than VOUT.
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
11
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Feature Description (continued)
In applications where both VIN and VOUT are greater than 5.5 V, or less than 3 V, CBOOST cannot be charged
directly from these voltages. If VIN and VOUT are greater than 5.5 V, CBOOST can be charged from VIN or VOUT
minus a zener voltage by placing a zener diode D3 in series with D2, as shown in Figure 16. When using a
series zener diode from the input, ensure that the regulation of the input supply doesn’t create a voltage that falls
outside the recommended VBOOST voltage.
(VINMAX – VD3) < 5.5 V
(VINMIN – VD3) > 1.6 V
D2
D3
VIN
VIN
BOOST
LMR12010
CIN
VBOOST
CBOOST
L
SW
VOUT
GND
D1
COUT
Figure 16. Zener Reduces Boost Voltage From VIN
An alternative method is to place the zener diode D3 in a shunt configuration as shown in Figure 17. A small
350-mW to 500-mW, 5.1-V zener in a SOT-23 or SOD package can be used for this purpose. Place a small
ceramic capacitor such as a 6.3-V, 0.1-µF capacitor (C4) in parallel with the zener diode. When the internal
NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1 µF
parallel shunt capacitor ensures that the VBOOST voltage is maintained during this time.
Resistor R3 should be chosen to provide enough RMS current to the zener diode (D3) and to the BOOST pin. A
recommended choice for the zener current (IZENER) is 1 mA. The current IBOOST into the BOOST pin supplies the
gate current of the NMOS control switch and varies typically according to the following formula for the X version:
IBOOST = 0.56 × (D + 0.54) × (VZENER – VD2) mA
(6)
IBOOST can be calculated for the Y version using the following:
IBOOST = (D + 0.5) × (VZENER - VD2) mA
where
•
•
•
D is the duty cycle
VZENER and VD2 are in volts
IBOOST is in milliamps
(7)
VZENER is the voltage applied to the anode of the boost diode (D2), and VD2 is the average forward voltage across
D2. Note that this formula for IBOOST gives typical current. For the worst case IBOOST, increase the current by 40%.
In that case, the worst case boost current will be
IBOOST-MAX = 1.4 × IBOOST
(8)
R3 will then be given by
R3 = (VIN – VZENER) / (1.4 × IBOOST + IZENER)
(9)
For example, using the X-version let VIN = 10 V, VZENER = 5 V, VD2 = 0.7 V, IZENER = 1 mA, and duty cycle D =
50%. Then
IBOOST = 0.56 × (0.5 + 0.54) x (5 – 0.7) mA = 2.5 mA
R3 = (10 V – 5 V) / (1.4 × 2.5 mA + 1 mA) = 1.11 kΩ
12
Submit Documentation Feedback
(10)
(11)
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
Feature Description (continued)
VZ
C4
D2
D3
R3
BOOST
VIN
VIN
VBOOST
CBOOST
LMR12010
CIN
L
VOUT
SW
GND
COUT
D1
Figure 17. Boost Voltage Supplied From the Shunt Zener on VIN
D2
VIN
BOOST
VIN
C3
C1
R3
L1
VOUT
SW
LMR12010
ON
D1
C2
EN
OFF
R1
FB
GND
R2
Figure 18. VBOOST Derived From VIN
D3
D2
VIN
BOOST
VIN
C3
C1
R3
LMR12010
ON
VOUT
D1
EN
OFF
L1
SW
C2
R1
FB
GND
R2
Figure 19. VBOOST Derived From Series Zener Diode (VOUT)
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
13
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Feature Description (continued)
7.3.2 Enable Pin / Shutdown Mode
The LMR12010 has a shutdown mode that is controlled by the enable pin (EN). When a logic low voltage is
applied to EN, the part is in shutdown mode and its quiescent current drops to typically 30 nA. Switch leakage
adds another 40 nA from the input supply. The voltage at this pin must never exceed VIN + 0.3 V.
7.3.3 Soft Start
This function forces VOUT to increase at a controlled rate during start up. During soft start, the error amplifier’s
reference voltage ramps from 0V to its nominal value of 0.8 V in approximately 200 µs. This forces the regulator
output to ramp up in a more linear and controlled fashion, which helps reduce inrush current. Under some
circumstances at start-up, an output voltage overshoot may still be observed. This may be due to a large output
load applied during start up. Large amounts of output external capacitance can also increase output voltage
overshoot. A simple solution is to add a feed forward capacitor with a value between 470 pf and 1000 pf across
the top feedback resistor (R1).
7.3.4 Output Overvoltage Protection
The overvoltage comparator compares the FB pin voltage to a voltage that is 10% higher than the internal
reference Vref. Once the FB pin voltage goes 10% above the internal reference, the internal NMOS control
switch is turned off, which allows the output voltage to decrease toward regulation.
7.3.5 Undervoltage Lockout
Undervoltage lockout (UVLO) prevents the LMR12010 from operating until the input voltage exceeds 2.74 V
(typical).
The UVLO threshold has approximately 440 mV of hysteresis, so the part will operate until VIN drops below 2.3 V
(typical). Hysteresis prevents the part from turning off during power up if VIN is non-monotonic.
7.3.6 Current Limit
The LMR12010 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a
current limit comparator detects if the output switch current exceeds 1.7 A (typical), and turns off the switch until
the next switching cycle begins.
7.3.7 Thermal Shutdown
Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature
exceeds 165°C. After thermal shutdown occurs, the output switch doesn’t turn on until the junction temperature
drops to approximately 150°C.
14
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LMR12010 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 6-pin thin
SOT23 package. Switching frequency is internally set to 1.6 MHz (LMR12010X) or 3 MHz (LMR12010Y),
allowing the use of extremely small surface mount inductors and chip capacitors.
8.2 Typical Application
Typical Application
D2
VIN
BOOST
VIN
C3
C1
L1
SW
LMR12010
ON
VOUT
D1
EN
OFF
C2
R1
FB
GND
R2
Figure 20. Typical Application Schematic
8.2.1 Detailed Design Procedure
8.2.1.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMR12010 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
15
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Typical Application (continued)
8.2.1.2 Inductor Selection
The duty cycle (D) can be approximated quickly using the ratio of output voltage (VO) to input voltage (VIN):
VO
D=
VIN
(12)
The catch diode (D1) forward voltage drop and the voltage drop across the internal NMOS must be included to
calculate a more accurate duty cycle. Calculate D by using the following formula:
VO + VD
D=
VIN + VD - VSW
(13)
VSW can be approximated by:
VSW = IO x RDS(ON)
(14)
The diode forward drop (VD) can range from 0.3V to 0.7V depending on the quality of the diode. The lower VD is,
the higher the operating efficiency of the converter.
The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor,
but increase the output ripple current. An increase in the inductor value will decrease the output ripple current.
The ratio of ripple current (ΔiL) to output current (IO) is optimized when it is set between 0.3 and 0.4 at 1 A. The
ratio r is defined as:
'iL
r=
lO
(15)
One must also ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor
must be calculated. The peak current (ILPK) in the inductor is calculated by:
ILPK = IO + ΔIL/2
(16)
If r = 0.5 at an output of 1 A, the peak current in the inductor will be 1.25 A. The minimum verified current limit
over all operating conditions is 1.2 A. One can either reduce r to 0.4 resulting in a 1.2-A peak current, or make
the engineering judgement that 50 mA over will be safe enough with a 1.7-A typical current limit and 6 sigma
limits. When the designed maximum output current is reduced, the ratio r can be increased. At a current of 0.1 A,
r can be made as high as 0.9. The ripple ratio can be increased at lighter loads because the net ripple is actually
quite low, and if r remains constant the inductor value can be made quite large. An equation empirically
developed for the maximum ripple ratio at any current below 2 A is:
r = 0.387 × IOUT-0.3667
(17)
Note that this is just a guideline.
The LMR12010 operates at frequencies allowing the use of ceramic output capacitors without compromising
transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple.
See the Output Capacitor for more details on calculating output voltage ripple.
Now that the ripple current or ripple ratio is determined, the inductance is calculated by:
VO + VD
x (1-D)
L=
IO x r x fS
where
•
•
fs is the switching frequency
IO is the output current
(18)
When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating.
Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating
correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be
specified for the required maximum output current. For example, if the designed maximum output current is 0.5 A
and the peak current is 0.7 A, then the inductor should be specified with a saturation current limit of >0.7 A.
16
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
Typical Application (continued)
There is no need to specify the saturation or peak current of the inductor at the 1.7-A typical switch current limit.
The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR12010, ferrite
based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite
based inductors is huge. Lastly, inductors with lower series resistance (DCR) provide better operating efficiency.
For recommended inductors see example circuits.
8.2.1.3 Input Capacitor
An input capacitor is necessary to ensure that VIN does not drop excessively during switching transients. The
primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and equivalent series
inductance (ESL). The recommended input capacitance is 10 µF, although 4.7 µF works well for input voltages
below 6 V. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any
recommended deratings and also verify if there is any significant change in capacitance at the operating input
voltage and the operating temperature. The input capacitor maximum RMS input current rating (IRMS-IN) must be
greater than:
IRMS-IN = IO x
r2
D x 1-D +
12
(19)
It can be shown from Equation 19 that maximum RMS capacitor current occurs when D = 0.5. Always calculate
the RMS at the point where the duty cycle, D, is closest to 0.5. The ESL of an input capacitor is usually
determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL
and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR12010,
certain capacitors may have an ESL so large that the resulting impedance (2πfL) will be higher than that required
to provide stable operation. As a result, surface mount capacitors are strongly recommended. Sanyo POSCAP,
Tantalum or Niobium, Panasonic SP or Cornell Dubilier ESR, and multilayer ceramic capacitors (MLCC) are all
good choices for both input and output capacitors and have very low ESL. For MLCCs TI recommends using
X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over
operating conditions.
8.2.1.4 Output Capacitor
The output capacitor is selected based upon the desired output ripple and transient response. The initial current
of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:
1
)
'VO = 'iL x (RESR +
8 x fS x CO
(20)
When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the
output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the
availability and quality of MLCCs and the expected output voltage of designs using the LMR12010, there is really
no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to
bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic
capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not.
Since the output capacitor is one of the two external components that control the stability of the regulator control
loop, most applications will require a minimum at 10 µF of output capacitance. Capacitance can be increased
significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer
ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and
temperature.
Check the RMS current rating of the capacitor. The RMS current rating of the capacitor chosen must also meet
the following condition:
r
IRMS-OUT = IO x
12
(21)
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
17
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Typical Application (continued)
8.2.1.5 Catch Diode
The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching
times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:
ID1 = IO × (1-D)
(22)
The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin.
To improve efficiency choose a Schottky diode with a low forward voltage drop.
8.2.1.6 Boost Diode
A standard diode such as the 1N4148 type is recommended. For VBOOST circuits derived from voltages less than
3.3 V, a small-signal Schottky diode is recommended for greater efficiency. A good choice is the BAT54 small
signal diode.
8.2.1.7 Boost Capacitor
A ceramic 0.01µF capacitor with a voltage rating of at least 6.3 V is sufficient. The X7R and X5R MLCCs provide
the best performance.
8.2.1.8 Output Voltage
The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and
R1 is connected between VO and the FB pin. A good value for R2 is 10 kΩ.
VO
R1 =
- 1 x R2
VREF
(23)
8.2.1.9 Calculating Efficiency, and Junction Temperature
The complete LMR12010 DC/DC converter efficiency can be calculated in the following manner.
POUT
K=
PIN
(24)
Or
POUT
K=
POUT + PLOSS
(25)
Calculations for determining the most significant power losses are shown below. Other losses totaling less than
2% are not discussed.
Power loss (PLOSS) is the sum of two basic types of losses in the converter, switching and conduction.
Conduction losses usually dominate at higher output loads, where as switching losses remain relatively fixed and
dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D).
VOUT + VD
D=
VIN + VD - VSW
(26)
VSW is the voltage drop across the internal NFET when it is on, and is equal to:
VSW = IOUT x RDSON
(27)
VD is the forward voltage drop across the Schottky diode. It can be obtained from the Electrical Characteristics. If
the voltage drop across the inductor (VDCR) is accounted for, the equation becomes:
VO + VD + VDCR
D=
VIN + VD - VSW
(28)
This usually gives only a minor duty cycle change, and has been omitted in the examples for simplicity.
The conduction losses in the free-wheeling Schottky diode are calculated as follows:
PDIODE = VD × IOUT(1-D)
18
(29)
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
Typical Application (continued)
Often this is the single most significant power loss in the circuit. Care should be taken to choose a Schottky
diode that has a low forward voltage drop.
Another significant external power loss is the conduction loss in the output inductor. The equation can be
simplified to:
PIND = IOUT2 × RDCR
(30)
The LMR12010 conduction loss is mainly associated with the internal NFET:
PCOND = IOUT2 × RDSON × D
(31)
Switching losses are also associated with the internal NFET. They occur during the switch on and off transition
periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss
is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node:
PSWF = 1/2(VIN × IOUT × freq × TFALL)
PSWR = 1/2(VIN × IOUT × freq × TRISE)
PSW = PSWF + PSWR
(32)
(33)
(34)
Table 1. Typical Rise And Fall Times vs Input Voltage
VIN
TRISE
TFALL
5V
8 ns
4 ns
10 V
9 ns
6 ns
15 V
10 ns
7 ns
Another loss is the power required for operation of the internal circuitry:
PQ = IQ × VIN
(35)
IQ is the quiescent operating current, and is typically around 1.5mA. The other operating power that needs to be
calculated is that required to drive the internal NFET:
PBOOST = IBOOST × VBOOST
(36)
VBOOST is normally between 3 VDC and 5 VDC. The IBOOST rms current is approximately 4.25 mA. Total power
losses are:
6PCOND + PSW + PDIODE + PIND + PQ + PBOOST = PLOSS
(37)
Table 2. Design Example 1
VIN
5V
POUT
2.5 W
VOUT
2.5 V
PDIODE
151 mW
IOUT
1A
PIND
75 mW
VD
0.35 V
PSWF
53 mW
Freq
3 MHz
PSWR
53 mW
IQ
1.5 mA
PCOND
187 mW
TRISE
8 ns
PQ
7.5 mW
TFALL
8 ns
PBOOST
21 mW
RDSON
330 mΩ
PLOSS
548 mW
INDDCR
75 mΩ
D
0.568
η = 82%
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
19
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
8.2.2 Application Curves
VOUT = 1.5 V
IOUT = 500 mA
VOUT = 1.5 V
Figure 21. Line Regulation - "X"
VOUT = 3.3 V
IOUT = 500 mA
Figure 22. Line Regulation - "Y"
VOUT = 3.3 V
Figure 23. Line Regulation - "X"
20
IOUT = 500 mA
Submit Documentation Feedback
IOUT = 500 mA
Figure 24. Line Regulation - "Y"
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
9 Layout
9.1 Layout Considerations
When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The
most important consideration when completing the layout is the close coupling of the GND connections of the CIN
capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the
GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in
importance is the location of the GND connection of the COUT capacitor, which should be near the GND
connections of CIN and D1.
There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching
node island.
The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup
and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND
of R2 placed as close as possible to the GND of the IC. The VOUT trace to R1 should be routed away from the
inductor and any other traces that are switching.
High AC currents flow through the VIN, SW and VOUT traces, so they must be as short and wide as possible.
However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated
noise can be decreased by choosing a shielded inductor.
The remaining components should also be placed as close as possible to the IC. Refer to the LMR12010 demo
board as an example of a good layout.
9.2 Calculating The LMR12010 Junction Temperature
Thermal Definitions:
• TJ = Chip junction temperature
• TA = Ambient temperature
• RθJC = Thermal resistance from chip junction to device case
• RθJA = Thermal resistance from chip junction to ambient air
Figure 25. Cross-Sectional View of Integrated Circuit Mounted on a Printed Circuit Board.
Heat in the LMR12010 due to internal power dissipation is removed through conduction and/or convection.
Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the
transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs conductor).
Heat transfer goes as:
silicon→package→lead frame→PCB.
Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural
convection occurs when air currents rise from the hot device to cooler air.
Thermal impedance is defined as:
'T
RT =
Power
(38)
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
21
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
Calculating The LMR12010 Junction Temperature (continued)
Thermal impedance from the silicon junction to the ambient air is defined as:
TJ - TA
RTJA =
Power
(39)
This impedance can vary depending on the thermal properties of the PCB. This includes PCB size, weight of
copper used to route traces and ground plane, and number of layers within the PCB. The type and number of
thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most
applications. They conduct heat from the surface of the PCB to the ground plane. Place two to four thermal vias
close to the ground pin of the device.
The datasheet specifies two different RθJA numbers for the 6-pin SOT-23-THIN package. The two numbers show
the difference in thermal impedance for a four-layer board with 2-oz. copper traces, vs. a four-layer board with
1oz. copper. RθJA equals 120°C/W for 2-oz. copper traces and GND plane, and 235°C/W for 1oz. copper traces
and GND plane.
Method 1:
To accurately measure the silicon temperature for a given application, two methods can be used. The first
method requires the user to know the thermal impedance of the silicon junction to case. (RθJC) is approximately
80°C/W for the 6-pin SOT-23-THIN package. Knowing the internal dissipation from the efficiency calculation
given previously, and the case temperature, which can be empirically measured on the bench we have:
TJ - TC
RTJA =
Power
(40)
Therefore:
TJ = (RθJC x PLOSS) + TC
(41)
Table 3. Design Example 2
VIN
5V
POUT
2.5 W
VOUT
2.5 V
PDIODE
151 mW
IOUT
1A
PIND
75 mW
VD
0.35 V
PSWF
53 mW
Freq
3 MHz
PSWR
53 mW
IQ
1.5 mA
PCOND
187 mW
TRISE
8 ns
PQ
7.5 mW
TFALL
8 ns
PBOOST
21 mW
RDSON
330 mΩ
PLOSS
548 mW
INDDCR
75 mΩ
D
0.568
6PCOND + PSWF + PSWR + PQ + PBOOST = PINTERNAL
PINTERNAL = 322 mW
TJ = (RTJC x Power) + TC = 80oC/W x 322 mW + TC
(42)
The second method can give a very accurate silicon junction temperature. The first step is to determine RθJA of
the application. The LMR12010 has over-temperature protection circuitry. When the silicon temperature reaches
165°C, the device stops switching. The protection circuitry has a hysteresis of 15°C. Once the silicon
temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the RθJA
for any PCB can be characterized during the early stages of the design by raising the ambient temperature in the
given application until the circuit enters thermal shutdown. If the SW pin is monitored, it will be obvious when the
internal NFET stops switching indicating a junction temperature of 165°C. Knowing the internal power dissipation
from the above methods, the junction temperature and the ambient temperature, RθJA can be determined.
165oC - TA
RTJA =
PINTERNAL
(43)
22
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be
found.
Table 4. Design Example 3
Package
SOT23-6
VIN
12 V
POUT
2.475 W
VOUT
3.3 V
PDIODE
523 mW
IOUT
750 mA
PIND
56.25 mW
VD
0.35 V
PSWF
108 mW
Freq
3 MHz
PSWR
108 mW
IQ
1.5 mA
PCOND
68.2 mW
IBOOST
4 mA
PQ
18 mW
VBOOST
5V
PBOOST
20 mW
TRISE
8 ns
PLOSS
902 mW
TFALL
8 ns
RDSON
400 mΩ
INDDCR
75 mΩ
D
30.3%
6PCOND + PSWF + PSWR + PQ + PBOOST = PINTERNAL
PINTERNAL = 322 mW
(44)
Using a standard Texas Instruments 6-pin SOT-23-THIN demonstration board to determine the RθJA of the board.
The four-layer PCB is constructed using FR4 with 1/2-oz copper traces. The copper ground plane is on the
bottom layer. The ground plane is accessed by two vias. The board measures 2.5 cm × 3 cm. It was placed in an
oven with no forced airflow.
The ambient temperature was raised to 94°C, and at that temperature, the device went into thermal shutdown.
165oC - 94oC
RTJA =
= 220oC/W
322 mW
(45)
If the junction temperature was to be kept below 125°C, then the ambient temperature cannot go above 54.2°C.
TJ – (RθJA × PLOSS) = TA
(46)
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
23
LMR12010
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
www.ti.com
10 Device and Documentation Support
10.1 Device Support
10.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
10.1.2 Development Support
10.1.2.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMR12010 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
10.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
10.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
10.4 Trademarks
E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
10.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
24
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
LMR12010
www.ti.com
SNVS731B – SEPTEMBER 2011 – REVISED JUNE 2019
10.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
11 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2011–2019, Texas Instruments Incorporated
Product Folder Links: LMR12010
25
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
LMR12010XMK/NOPB
ACTIVE
SOT-23-THIN
DDC
6
1000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
SF7B
LMR12010XMKE/NOPB
ACTIVE
SOT-23-THIN
DDC
6
250
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
SF7B
LMR12010XMKX/NOPB
ACTIVE
SOT-23-THIN
DDC
6
3000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
SF7B
LMR12010YMK/NOPB
ACTIVE
SOT-23-THIN
DDC
6
1000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
SF8B
LMR12010YMKE/NOPB
ACTIVE
SOT-23-THIN
DDC
6
250
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
SF8B
LMR12010YMKX/NOPB
ACTIVE
SOT-23-THIN
DDC
6
3000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 125
SF8B
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
