0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MM145453V

MM145453V

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    PLCC44_16.66X16.66MM

  • 描述:

    IC DVR LCD 33 SEG DISPLAY 44PLCC

  • 数据手册
  • 价格&库存
MM145453V 数据手册
MM145453 www.ti.com SNLS061C – MAY 2000 – REVISED MARCH 2013 MM145453 Liquid Crystal Display Driver Check for Samples: MM145453 FEATURES DESCRIPTION • • • • • • • The MM145453 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. The chip can drive up to 33 LCD segments and can be paralleled to increase this number. The chip is capable of driving a 4½ digit 7-segment display with minimal interface between the display and the data source. 1 2 Serial Data Input Wide Power Supply Operation TTL Compatibility Up to 33 LCD Segments Alphanumeric or Bar Graph Capability Cascaded Operation Capability Pin Compatible with MC145453 APPLICATIONS • • • • • COPS or Microprocessor Displays Industrial Control Indicator Digital Clock, Thermometer, Counter, Voltmeter Instrumentation Displays Remote Displays The MM145453 stores display data in latches after it is clocked in, and holds the data until new display data is received. The MM145453 is available in a molded 44 pin surface mount PLCC package. The MM145453 is pin out and functionally compatible with the MC145453. Connection Diagram Figure 1. Top View See Package Number FN0044A 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2000–2013, Texas Instruments Incorporated MM145453 SNLS061C – MAY 2000 – REVISED MARCH 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) (2) Voltage at Any Pin, Referenced to Gnd -0.3V to +10V Storage Temperature -65°C to +150°C Power Dissipation at 25°C 350mW Power Dissipation at 70°C 300mW Junction Temperature +150°C Lead Temperature (1) (2) (Soldering, 10s) 300°C “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation. If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications. Recommended Operating Conditions VDD 3V to 10V Operating Temperature −40°C to 85°C Electrical Characteristics The following specifications apply for TA within operation range, VDD = 3.0V to 10V, VSS = 0V, unless otherwise specified. Parameter Conditions Max Units 10 V 10 µA VDD= 10V 40 µA VDD= 3V 0.4 V VDD= 5V 0.8 V 0.8 V Supply Voltage, VDD Average Supply Current, IDD Min Typical 3 All Outputs Open, Clock=Gnd, Data=Gnd,OSC=Gnd, BP_IN @ 32Hz VDD= 5V Input Logical '0' Voltage, VIL VDD= 10V Input Logical '1' Voltage, VIH VDD= 3V 2.0 V VDD= 5V 2.0 V VDD= 10V 8.0 V Segment Sink Current, IOL VDD= 3V, VOUT= 0.3V -20 -40 µA Segment Source Current, IOH VDD= 3V, VOUT= 2.7V 20 40 µA Backplane Out Sink Current, IOL VDD= 3V, VOUT= 0.3V -320 -500 µA Backplane Out Source Current, IOH VDD= 3V, VOUT= 2.7V 320 500 µA Segment Output Offset Voltage Segment Load = 250pF (1) Backplane Output Offset Voltage Backplane Load = 8750pF (1) +/-50 mV +/-50 mV Backplane Out Frequency ROSC_IN= 50kΩ, COSC_IN= 0.01µF Clock Input Frequency, fCLOCK (2) VDD= 3V (1) (3) 500 kHz VDD= 5V (1) 750 kHz 1.0 MHz VDD= 10V 75 (1) Hz Clock Input Duty Cycle (2) 40 Data Input Set-Up Time, tDS 300 ns Data Input Hold Time, tDH 300 ns (1) (2) (3) 2 60 % This parameter is guaranteed (but not production tested) over the operating temperature range and the operating supply voltage range. Not to be used in Q.A. testing. Clock input rise time (tr) and fall time (tf) must not exceed 300ns AC input waveform for test purposes: tr≤ 20ns, tf≤ 20ns, fCLOCK= 500kHz, Duty Cycle = 50% ±10% Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated Product Folder Links: MM145453 MM145453 www.ti.com SNLS061C – MAY 2000 – REVISED MARCH 2013 Timing Diagram Figure 2. Block Diagram Figure 3. Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated Product Folder Links: MM145453 3 MM145453 SNLS061C – MAY 2000 – REVISED MARCH 2013 www.ti.com APPLICATIONS INFORMATION The MM145453 is specifically designed to operate 4½ digit 7-segment displays with minimal interface with the display and data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial Data and Clock. Using a format of a leading "1" followed by the 33 data bits and 2 trailing don't care bits, allows data transfer without the need of an additional Data Load signal. Since the MM145453 does not contain a character generator, the formatting of the segment information must be done prior to inputting the data to the MM145453. The transfer of the 33 data bits is complete at the falling edge of the 36th clock cycle, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Figure 4 shows the data input format. A single start bit of logical '1' precedes the 33 bits of segment data for a total of 34 bits that need to be defined and clocked in. After the 34 bits are clocked in, 2 additional clock cycles are required. At the 36th clock cycle an internal LOAD signal is generated synchronously with the rising edge of the Clock In signal, which loads the 33 bits of segment data in the shift register into the latches. At the falling edge of the 36th clock cycle an internal RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation. The data during the 35th and 36th clock cycles is "don't care", but setting data to logical '0' for these two clock cycles is the preferred format. The data input bits map directly to the segment output pins and the display. The MM145453 does not have any format restrictions, as all outputs are controllable. The MM145453 has an internal oscillator which can generate the required clock signal to drive the LCD back plane. The frequency of the internal oscillator is set by a pull-up resistor (ROSC_IN) connected from the OSC_IN pin to VDD, and a capacitor (COSC_IN) connected from the OSC_IN pin to Ground. Due to the current sink limitations of the OSC_IN circuitry, the lowest recommended resistor value for setting the oscillator frequency is 9kΩ. It will typically take 2 to 4 RC time constants to charge the OSC_IN pin from near 0V to within 1V of VDD which is the high threshold voltage point for the OSC_IN circuitry. An approximate calculation of fOSC is: fOSC = 1 / (lη(VDD/1V) X ROSC_IN X COSC_IN) A ROSC_IN resistor value of 50kΩ with a COSC_IN capacitor value of 0.01µF and a VDD value of 5.00V would produce a typical oscillator frequency ( fOSC) of about 1200Hz. The fOSC signal is divided by 16 before it is presented at the BP_OUT pin. For this example the approximate BP_OUT frequency will be fOSC/16, or about 75Hz. The BP_IN pin of the MM145453 can be used with an externally supplied signal, provided it has a duty cycle of 50%. Any deviation from a precise 50% duty cycle will result in an offset voltage on the LCD. The use of an external clock allows synchronizing the display drive with AC power, other internal clocks, or DVM integration time to reduce interference from the display. When using an external clock for the back plane drive the internal oscillator should be disabled by connecting the OSC_IN pin directly to ground. This will prevent possible internal oscillations, and reduce device dissipation. The MM145453 is a pin out variation of the MM5453. For additional applications information please refer to the MM5453 data sheet. 4 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated Product Folder Links: MM145453 MM145453 www.ti.com SNLS061C – MAY 2000 – REVISED MARCH 2013 Input Data Format Figure 4. Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated Product Folder Links: MM145453 5 MM145453 SNLS061C – MAY 2000 – REVISED MARCH 2013 www.ti.com REVISION HISTORY Changes from Revision B (March 2013) to Revision C • 6 Page Changed layout of National Data Sheet to TI format ............................................................................................................ 5 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated Product Folder Links: MM145453 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) (3) Device Marking (4/5) (6) MM145453V/NOPB ACTIVE PLCC FN 44 25 RoHS & Green SN Level-3-245C-168 HR 0 to 70 MM145453V MM145453VX/NOPB ACTIVE PLCC FN 44 500 RoHS & Green SN Level-3-245C-168 HR 0 to 70 MM145453V (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
MM145453V 价格&库存

很抱歉,暂时无法提供与“MM145453V”相匹配的价格&库存,您可以联系我们找货

免费人工找货