# $
# $
# $$
SBAS317E − APRIL 2004 − REVISED MAY 2006
!"
FEATURES
ANALOG FEATURES
D MSC1200 and MSC1201:
D
D
D
D
D
D
D
D
D
D
D
D
− 24 Bits No Missing Codes
− 22 Bits Effective Resolution At 10Hz
− Low Noise: 75nV
MSC1202:
− 16 Bits No Missing Codes
− 16 Bits Effective Resolution At 200Hz
− Noise: 600nV
PGA From 1 to 128
Precision On-Chip Voltage Reference
8 Diff/Single-Ended Channels (MSC1200)
6 Diff/Single-Ended Channels (MSC1201/02)
On-Chip Offset/Gain Calibration
Offset Drift: 0.1ppm/°C
Gain Drift: 0.5ppm/°C
On-Chip Temperature Sensor
Selectable Buffer Input
Signal-Source Open-Circuit Detect
8-Bit Current DAC
Peripheral Features
D 16 Digital I/O Pins
D Additional 32-Bit Accumulator
D Two 16-Bit Timer/Counters
D System Timers
D Programmable Watchdog Timer
D Full-Duplex USART
D Basic SPI
D Basic I2C
D Power Management Control
D Internal Clock Divider
D Idle Mode Current < 200mA
D Stop Mode Current < 100nA
D Digital Brownout Reset
D Analog Low-Voltage Detect
D 20 Interrupt Sources
GENERAL FEATURES
D Each Device Has Unique Serial Number
D Packages:
DIGITAL FEATURES
Microcontroller Core
D 8051-Compatible
D High-Speed Core:
− 4 Clocks per Instruction Cycle
D DC to 33MHz
D On-Chip Oscillator
D PLL with 32kHz Capability
D Single Instruction 121ns
D Dual Data Pointer
Memory
D 4kB or 8kB of Flash Memory
D Flash Memory Partitioning
D Endurance 1M Erase/Write Cycles,
100-Year Data Retention
D 256 Bytes Data SRAM
D In-System Serially Programmable
D Flash Memory Security
D 1kB Boot ROM
D
D
D
− TQFP-48 (MSC1200)
− QFN-36 (MSC1201/02)
Low Power: 3mW at 3.0V, 1MHz
Industrial Temperature Range:
−40°C to +125°C
Power Supply: 2.7V to 5.25V
APPLICATIONS
D
D
D
D
D
D
D
D
D
D
D
Industrial Process Control
Instrumentation
Liquid/Gas Chromatography
Blood Analysis
Smart Transmitters
Portable Instruments
Weigh Scales
Pressure Transducers
Intelligent Sensors
Portable Applications
DAS Systems
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
Copyright 2004−2006, Texas Instruments Incorporated
%&'() ' *!
* +
,
*! *
! * '-
(!
",
" *
!,
www.ti.com
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
PACKAGE/ORDERING INFORMATION(1)
PRODUCT
FLASH MEMORY
(BYTES)
ADC RESOLUTION
(BITS)
PACKAGE
MARKING
MSC1200Y2
4k
24
MSC1200Y2
MSC1200Y3
8k
24
MSC1200Y3
MSC1201Y2
4k
24
MSC1201Y2
MSC1201Y3
8k
24
MSC1201Y3
MSC1202Y2
4k
16
MSC1202Y2
MSC1202Y3
8k
16
MSC1202Y3
(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this datasheet, or refer to our
web site at www.ti.com.
MSC120x FAMILY FEATURES
FEATURES(1)
MSC120xY2(2)
MSC120xY3(2)
Flash Program Memory (Bytes)
Up to 4k
Up to 8k
Flash Data Memory (Bytes)
Up to 2k
Up to 4k
256
256
Internal Scratchpad RAM (Bytes)
(1) All peripheral features are the same on all devices; the flash memory size
is the only difference.
(2) The last digit of the part number (N) represents the onboard flash size =
(2N)kBytes.
This integrated circuit can be damaged by ESD. Texas
Instruments recommends that all integrated circuits be
handled with appropriate precautions. Failure to observe
proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to
complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could
cause the device not to meet its published specifications.
ABSOLUTE MAXIMUM RATINGS(1)
MSC120x
UNITS
Momentary
100
mA
Continuous
10
mA
AGND − 0.3 to AVDD + 0.3
V
DVDD to DGND
AVDD to AGND
−0.3 to +6
V
−0.3 to +6
V
AGND to DGND
−0.3 to +0.3
V
VREF to AGND
−0.3 to AVDD + 0.3
V
Digital input voltage to DGND
−0.3 to DVDD + 0.3
V
Digital output voltage to DGND
−0.3 to DVDD + 0.3
V
+150
°C
Operating temperature range
−40 to +125
°C
Storage temperature range
−65 to +150
°C
Package power dissipation
(TJ Max − TAMBIENT)/qJA
W
200
mA
Analog Inputs
Input current
Input voltage
Power Supply
Maximum junction temperature (TJ Max)
Output current, all pins
Output pin short-circuit
Thermal resistance
Junction to ambient (qJA)
10
s
High K (2s 2p)
21.9
°C/W
Low K (1s)
103.7
°C/W
Junction to case (qJC)
21.9
°C/W
Continuous
Digital Outputs
Output current
100
mA
I/O source/sink current
100
mA
Power pin maximum
300
mA
(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for
extended periods may affect device reliability.
2
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ELECTRICAL CHARACTERISTICS: AVDD = 5V
All specifications from TMIN to TMAX, DVDD = +2.7V to +5.25V, fMOD = 15.625kHz, PGA = 1, Buffer ON, fDATA = 10Hz, ADC Bipolar Mode, and
VREF ≡ (REF IN+) − (REF IN−) = +2.5V, unless otherwise noted.
MSC120x
PARAMETER
CONDITION
MIN
TYP
MAX
UNITS
Analog Input (AIN0-AIN5, AINCOM)
Analog Input Range
Buffer OFF
AGND − 0.1
AVDD + 0.1
V
Buffer ON
AGND + 50mV
AVDD − 1.5
V
Full-Scale Input Voltage Range
(In+) − (In−), Bipolar Mode
Differential Input Impedance
Buffer OFF
Input Current
Buffer ON
Bandwidth
±VREF/PGA
V
7/PGA(1)
MΩ
0.5
nA
Fast Settling Filter
−3dB
0.469 • fDATA
Sinc2 Filter
−3dB
0.318 • fDATA
Sinc3 Filter
−3dB
0.262 • fDATA
Programmable Gain Amplifier
User-Selectable Gain Range
1
128
Input Capacitance
Buffer ON
Input Leakage Current
Multiplexer Channel OFF, T = +25°C
0.5
pA
Burnout Current Sources
Buffer ON
±2
µA
±VREF/(2 •PGA)
V
Offset DAC Full-Scale Gain Error
±1.0
% of Range
Offset DAC Full-Scale Gain Error Drift
0.6
ppm/°C
7
pF
ADC Offset DAC
Offset DAC Range
Offset DAC Resolution
8
Bits
System Performance
Resolution
ENOB
MSC1200, MSC1201
24
Bits
MSC1202
16
Bits
MSC1200, MSC1201
22
Bits
MSC1202
16
Bits
Output Noise
No Missing Codes
See Typical Characteristics
MSC1201, Sinc3 Filter, Decimation > 360
24
Bits
MSC1202, Sinc3 Filter
16
Bits
±0.0004
±0.0015
Integral Nonlinearity
End Point Fit, Differential Input
Offset Error
After Calibration
1.5
ppm of FS
% of FSR
Offset Drift(2)
Before Calibration
0.1
ppm of FS/°C
Gain Error(3)
After Calibration
Gain Error Drift(2)
Before Calibration
0.005
%
0.5
ppm/°C
System Gain Calibration Range
80
120
% of FS
System Offset Calibration Range
−50
50
% of FS
Common-Mode Rejection
Normal-Mode Rejection
Power-Supply Rejection
(1)
(2)
(3)
(4)
At DC, VIN = 0V
120
dB
fCM = 60Hz, fDATA = 10Hz
130
dB
fCM = 50Hz, fDATA = 50Hz
120
dB
fCM = 60Hz, fDATA = 60Hz
120
dB
fCM = 50Hz, fDATA = 50Hz
100
dB
fCM = 60Hz, fDATA = 60Hz
100
dB
At DC, dB = −20log(∆VOUT/∆VDD)(4), VIN = 0V
100
dB
The input impedance for PGA = 128 is the same as that for PGA = 64 (that is, 7MΩ/64).
Calibration can minimize these errors.
The gain self-calibration cannot have a REF IN+ of more than AVDD −1.5V with Buffer ON. To calibrate gain, turn Buffer OFF.
∆VOUT is change in digital result.
3
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ELECTRICAL CHARACTERISTICS: AVDD = 5V (continued)
All specifications from TMIN to TMAX, DVDD = +2.7V to +5.25V, fMOD = 15.625kHz, PGA = 1, Buffer ON, fDATA = 10Hz, ADC Bipolar Mode, and
VREF ≡ (REF IN+) − (REF IN−) = +2.5V, unless otherwise noted.
MSC120x
PARAMETER
CONDITION
MIN
TYP
MAX
UNITS
AVDD(3)
V
AVDD
V
Voltage Reference Input
Reference Input Range
REF IN+, REF IN−
ADC VREF
VREF ≡ (REFIN+) − (REFIN−)
VREF Common-Mode Rejection
At DC
Input Current
VREF = 2.5V, PGA = 1
AGND
0.1
2.5
115
dB
1
µA
On-Chip Voltage Reference
Output Voltage
VREFH = 1, T = +25°C
2.49
2.5
2.51
V
VREFH = 0
1.23
1.25
1.27
V
Short-Circuit Current Source
8
mA
Short-Circuit Current Sink
65
µA
Short-Circuit Duration
Sink or Source
Startup Time from Power ON
CREFOUT = 0.1µF
Indefinite
0.4
ms
Temperature Sensor
Temperature Sensor Voltage
Temperature Sensor Coefficient
T = +25°C
115
mV
MSC1200
375
µV/°C
MSC1201, MSC1202
345
µV/°C
8
Bits
1
mA
IDAC Output Characteristics
IDAC Resolution
Full-Scale Output Current
IDAC = 0FFh
Maximum Short-Circuit Current Duration
Compliance Voltage
Indefinite
IDAC = 00h
AVDD − 1.5
IDAC Zero Code Current
IDAC INL
V
0
µA
1.3
LSB
Analog Power-Supply Requirements
Analog Power-Supply Voltage
(1)
(2)
(3)
(4)
4
4.75
5.0
5.25
V
BOR OFF, External Clock Mode, Analog OFF,
ALVD OFF, PDADC = PDIDAC = 1
360
24
Bits
MSC1202, Sinc3 Filter
16
Bits
Integral Nonlinearity
End Point Fit, Differential Input
Offset Error
After Calibration
Offset Drift(2)
Before Calibration
Gain Error(3)
After Calibration
Gain Error Drift(2)
Before Calibration
±0.0004
±0.0015
% of FSR
1.3
ppm of FS
0.1
ppm of FS/°C
0.005
%
0.5
ppm/°C
System Gain Calibration Range
80
120
% of FS
System Offset Calibration Range
−50
50
% of FS
Common-Mode Rejection
Normal-Mode Rejection
Power-Supply Rejection
(1)
(2)
(3)
(4)
At DC, VIN = 0V
130
dB
fCM = 60Hz, fDATA = 10Hz
130
dB
fCM = 50Hz, fDATA = 50Hz
120
dB
fCM = 60Hz, fDATA = 60Hz
120
dB
fSIG = 50Hz, fDATA = 50Hz
100
dB
fSIG = 60Hz, fDATA = 60Hz
100
dB
At DC, dB = −20log(∆VOUT/∆VDD)(4), VIN = 0V
88
dB
The input impedance for PGA = 128 is the same as that for PGA = 64 (that is, 7MΩ/64).
Calibration can minimize these errors.
The gain self-calibration cannot have a REF IN+ of more than AVDD −1.5V with Buffer ON. To calibrate gain, turn Buffer OFF.
∆VOUT is change in digital result.
5
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ELECTRICAL CHARACTERISTICS: AVDD = 3V (continued)
All specifications from TMIN to TMAX, DVDD = +2.7V to +5.25V,
VREF ≡ (REF IN+) − (REF IN−) = +1.25V, unless otherwise noted.
fMOD = 15.625kHz, PGA = 1, Buffer ON, fDATA = 10Hz, ADC Bipolar Mode, and
MSC120x
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
AVDD(3)
V
AVDD
V
Voltage Reference Input
Reference Input Range
REF IN+, REF IN−
AGND
ADC VREF
VREF ≡ (REFIN+) − (REFIN−)
VREF Common-Mode Rejection
At DC
110
dB
Input Current
VREF = 1.25V, PGA = 1
0.5
µA
0.1
1.25
On-Chip Voltage Reference
Output Voltage
VREFH = 0, T = +25°C
1.23
Short-Circuit Current Source
Short-Circuit Current Sink
1.25
1.27
V
2.9
mA
60
µA
Short-Circuit Duration
Sink or Source
Indefinite
Startup Time from Power ON
CREFOUT = 0.1µF
0.2
ms
T = +25°C
115
mV
MSC1200
375
µV/°C
MSC1201, MSC1202
345
µV/°C
IDAC Resolution
8
Bits
Full-Scale Output Source Current
1
mA
Temperature Sensor
Temperature Sensor Voltage
Temperature Sensor Coefficient
IDAC Output Characteristics
Maximum Short-Circuit Current Duration
Indefinite
Compliance Voltage
IDAC Zero Code Current
IDAC INL
AVDD − 1.5
V
0
µA
1.5
LSB
Analog Power-Supply Requirements
Analog Power-Supply Voltage
Analog Current
Analog
Power-Supply
Current
(1)
(2)
(3)
(4)
6
ADC Current
(IADC)
AVDD
2.7
3.3
3.6
V
BOR OFF, External Clock Mode, Analog OFF,
ALVD OFF, PDADC = PDIDAC = 1
100
ENOB (rms)
DEC = 50
15
DEC = 20
10
5
DEC = 10
0
10
14
100
1k
Data Rate (SPS)
10k
100k
10k
100k
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
TYPICAL CHARACTERISTICS: ALL DEVICES
AVDD = +5V, DVDD = +5V, fOSC = 8MHz, PGA = 1, fMOD = 15.625kHz, ADC Bipolar Mode, Buffer ON, and VREF ≡ (REF IN+) − (REF IN−) = +2.5V, unless
otherwise specified.
ADC INTEGRAL NONLINEARITY
vs INPUT VOLTAGE
ADC INTEGRAL NONLINEARITY
vs INPUT VOLTAGE
15
15
ADC INL (ppm)
10
5
10
+25_ C
−55_ C
0
−5
0
0.5
1.0
1.5
5
0
+85_ C
−5
−10
+125_C
+85_C
−15
−2.5 −2.0 −1.5 −1.0 −0.5
−40_C
+25_ C
−10
2.0
−15
−2.5 −2.0 −1.5 −1.0 −0.5
2.5
0
0.5
1.0
1.5
ADC Input Voltage (V)
ADC Input Voltage (V)
ADC INTEGRAL NONLINEARITY
vs INPUT SIGNAL
ADC INTEGRAL NONLINEARITY
vs VREF
15
30
VREF = AVDD = 5V
Buffer OFF
2.0
2.5
VIN = VREF
Buffer OFF
25
INL (ppm of FS)
10
INL (ppm of FS)
AVDD = 5V
VREF = 2.5V
Buffer OFF
−40_C
ADC INL (ppm)
AVDD = 5V
VREF = 2.5V
Buffer ON
5
0
−5
20
15
AVDD = 3V
10
AVDD = 5V
−10
5
−15
0
VIN = −VREF
0
0
VIN = +VREF
0.5 1.0 1.5 2.0
ADC INTEGRAL NONLINEARITY ERROR
vs PGA
4.5
5.0 5.5
ADC OFFSET vs TEMPERATURE
(Offset Calibration at 25_ C Only)
50
15
AVDD = 5V
VREF = 2.5V
AVDD = 3V
10
40
35
ADC Offset (ppm)
INL (ppm of FS)
3.0 3.5 4.0
VREF (V)
VIN (V)
45
2.5
30
25
20
15
10
5
AVDD = 5V
0
−5
−10
5
0
1
2
4
8
16
PGA Setting
32
64
128
−15
−60
−40 −20
0
20
40
60
80
100
120 140
Temperature (_C)
15
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
TYPICAL CHARACTERISTICS: ALL DEVICES (Continued)
AVDD = +5V, DVDD = +5V, fOSC = 8MHz, PGA = 1, fMOD = 15.625kHz, ADC Bipolar Mode, Buffer ON, and VREF ≡ (REF IN+) − (REF IN−) = +2.5V, unless
otherwise specified.
ANALOG SUPPLY CURRENT
vs ANALOG SUPPLY VOLTAGE
0.8
PGA = 128
DVDD = AVDD
VREF = 1.25V
1.3
+125_ C
0.7
+85_ C
AVDD = 5V, Buffer = ON
1.2
0.6
+25_ C
IADC (µA)
Analog Supply Current (mA)
1.4
ADC POWER−SUPPLY CURRENT
vs PGA
1.1
−40_C
1.0
−55_C
AVDD = 5V, Buffer = OFF
0.4
0.9
0.3
0.8
0.2
0.7
AVDD = 3V, Buffer = ON
0.5
AVDD = 3V, Buffer = OFF
0.1
2.5
3.0
3.5
4.0
4.5
Analog Supply Voltage (V)
5.0
5.5
1
2
4
64
128
1.00006
1.00004
1.00002
1
0.99998
0.99996
0.99994
− 60
− 40
− 20
0.99992
0
+20 +40
− 60
+60 +80 +100 +120 +140
DVDD = 5V
Normal Mode
DVDD = 3V
Normal Mode
− 20
0
+20 +40 +60 +80 +100 +120 +140
DIGITAL SUPPLY CURRENT vs CLOCK DIVIDER
100
Divider Values
1
DVDD = 5V
Idle Mode
10
1
DVDD = 3V
Idle Mode
Digital Supply Current (mA)
100
− 40
Temperature (_C)
DIGITAL SUPPLY CURRENT
vs EXTERNAL CLOCK FREQUENCY
Digital Supply Current (mA)
32
1.00008
Temperature (_C)
2
4
10
8
16
32
1
1024
0.1
0.1
1
10
Clock Frequency (MHz)
16
16
ADC OFFSET DAC:
GAIN vs TEMPERATURE
Normalized Gain
Offset (ppm of FSR)
ADC OFFSET DAC:
OFFSET vs TEMPERATURE
14
12
10
8
6
4
2
0
−2
−4
−6
−8
− 10
− 12
− 14
− 16
8
PGA Setting
100
1
10
Clock Frequency (MHz)
100
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
TYPICAL CHARACTERISTICS: ALL DEVICES (Continued)
AVDD = +5V, DVDD = +5V, fOSC = 8MHz, PGA = 1, fMOD = 15.625kHz, ADC Bipolar Mode, Buffer ON, and VREF ≡ (REF IN+) − (REF IN−) = +2.5V, unless
otherwise specified.
DIGITAL SUPPLY CURRENT
vs DIGITAL SUPPLY VOLTAGE
11
100
+125_ C
9
Normalized Gain (%)
Digital Supply Current (mA)
101
PGA = 128
DVDD = AVDD
VREF = 1.25V
10
ADC NORMALIZED GAIN
vs PGA
+85_C
8
+25_C
7
−55_C
6
−40_C
5
99
98
97
External Reference
Buffer ON
96
4
95
3
2.5
3.0
3.5
4.0
4.5
5.0
1
5.5
2
4
8
16
32
64
Digital Supply Voltage (V)
PGA Setting
VOLTAGE REFERENCE INPUT CURRENT
vs PGA SETTING
VOLTAGE REFERENCE CHANGE
vs ANALOG SUPPLY VOLTAGE
40
100.8
100.6
25
VREF Change (%)
VREF = 1.25V
fMOD = 62.5kHz
30
VREF = 2.5V
fMOD = 15.6kHz
20
VREF = 1.25V
fMOD = 15.6kHz
15
128
101.0
VREF = 2.5V
fMOD = 62.5kHz
35
Input Current (µA)
External Reference
Buffer OFF
10
100.4
100.2
1.25V
100.0
99.8
2.5V
99.6
99.4
5
99.2
0
99.0
1
2
4
8
16
32
64
2.5 2.75 3.0 3.25 3.5 3.75 4.0 4.25 4.5 4.75 5.0 5.25
128
Analog Supply Voltage (V)
PGA Gain
INTERNAL OSCILLATOR HIGH−FREQUENCY MODE
vs TEMPERATURE
INTERNAL OSCILLATOR LOW−FREQUENCY MODE
vs TEMPERATURE
16.0
32
5.25V
15.5
31
IO Frequency (MHz)
IO Frequency (MHz)
4.75V
15.0
14.5
14.0
13.5
3.3V
13.0
2.7V
30
5.25V
29
4.75V
28
27
12.5
26
12.0
−60
−40 −20
0
20
40
60
Temperature (_ C)
80
100
120 140
−60
−40 −20
0
20
40
60
80
100
120 140
Temperature (_C)
17
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
TYPICAL CHARACTERISTICS: ALL DEVICES (Continued)
AVDD = +5V, DVDD = +5V, fOSC = 8MHz, PGA = 1, fMOD = 15.625kHz, ADC Bipolar Mode, Buffer ON, and VREF ≡ (REF IN+) − (REF IN−) = +2.5V, unless
otherwise specified.
IDAC OUTPUT CURRENT AT TEMPERATURE
vs ANALOG SUPPLY VOLTAGE
IDAC OUTPUT CURRENT
vs IDAC OUTPUT VOLTAGE
1020
1010
1.1
AVDD = 5V
0.9
0.7
AVDD = 3V
0.6
0.5
0.4
0.3
0.2
−55_C
1000
0.8
IDAC Current (µA)
IDAC Output Current (mA)
1.0
−40_C
990
980
+25_ C
970
960
950
+85_C
940
930
+125_ C
920
IDAC = FFh
0.1
910
900
0
0
0.5
1.0 1.5 2.0 2.5 3.0 3.5 4.0
IDAC Output Votage (V)
4.5
5.0
2.5 2.75 3.0 3.25 3.5 3.75 4.0 4.25 4.5 4.75 5.0 5.25
5.5
Analog Supply Voltage (V)
IDAC INTEGRAL NONLINEARITY
vs IDAC CODE
DIGITAL OUTPUT PIN VOLTAGE
2.0
5.0
4.5
1.0
0.5
0
3.5
3V
Low
Output
3.0
2.5
2.0
1.5
5V
1.0
3V
0
260
240
220
200
180
160
140
120
80
100
60
40
0
20
0.5
−0.5
0
10
20
HISTOGRAM OF
TEMPERATURE SENSOR VALUES
22
20
18
Occurrences (%)
30
40
Output Current (mA)
IDAC Code
16
14
12
10
8
6
4
2
Temperature Sensor Value (mV)
117.1
116.7
116.4
116.1
115.7
115.4
115.1
114.7
114.4
114.1
113.7
113.4
113.1
112.7
112.4
0
18
5V
Low
Output
4.0
Output Voltage (V)
IDAC INL (Bits)
1.5
50
60
70
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
DESCRIPTION
The MSC1200Yx, MSC1201Yx, and MSC1202Yx are
completely integrated families of mixed-signal devices
incorporating a high-resolution, delta-sigma ADC, 8-bit
cuurent output DAC, input multiplexer, burnout detect
current sources, selectable buffered input, offset DAC,
programmable gain amplifier (PGA), temperature sensor,
voltage reference, 8-bit 8051 microcontroller, Flash
Program Memory, Flash Data Memory, and Data SRAM,
as shown in Figure 3. The MSC1200, MSC1201, and
MSC1202 will be referred to as the MSC120x in this
document, unless otherwise noted.
On-chip peripherals include an additional 32-bit
summation register, basic SPI, basic I2C, USART, two
8-bit digital input/output ports, a watchdog timer,
low-voltage detect, on-chip power-on reset, brownout
reset, timer/counters, system clock divider, PLL, on-chip
oscillator, and external or internal interrupts.
The devices accept differential or single-ended signals
directly from a transducer. The ADC provides 24 bits
(MSC1200/01) or 16 bits (MSC1202) of resolution and 24
bits (MSC1200/01) or 16 bits (MSC1202) of
no-missing-code performance using a Sinc3 filter with a
AVDD
programmable sample rate. The ADC also has a
selectable filter that allows for high-resolution, single-cycle
conversions.
The microcontroller core is 8051 instruction set
compatible. The microcontroller core is an optimized 8051
core that executes up to three times faster than the
standard 8051 core, given the same clock source. This
design makes it possible to run the device at a lower
external clock frequency and achieve the same
performance at lower power than the standard 8051 core.
The MSC120x allow users to uniquely configure the Flash
Memory map to meet the needs of their applications. The
Flash is programmable down to +2.7V using serial
programming. Flash endurance is typically 1M
Erase/Write cycles.
The parts have separate analog and digital supplies, which
can be independently powered from +2.7V to +5.25V. At
+3V operation, the power dissipation for the part is
typically less than 3mW. The MSC1200 is available in a
TQFP-48 package. The MSC1201 and MSC1202 are both
available in a QFN-36 package.
The MSC120x are designed for high-resolution
measurement applications in smart transmitters, industrial
process control, weigh scales, chromatography, and
portable instrumentation.
REFOUT/REFIN+ REF IN− (1)
AGND
DVDD
DGND
AVDD
Burnout
Detect
VREF
Temperature
Sensor
ALVD
Timers/
Counters
DBOR
8−Bit
Offset DAC
AIN0
POR
WDT
AIN1
Alternate
Functions
AIN2
AIN3
AIN4
MUX
BUF
PGA
Modulator
Digital
Filter
4K or 8K
FLASH
32−Bit ACC
256 Bytes
SRAM
8051
AIN5
AIN6(2)
AIN7(2)
AINCOM
Burnout
Detect
128 Bytes
System FLASH
8−Bit IDAC
NOTES: (1) REF IN− must be tied to AGND when using internal VREF.
(2) AIN6 and AIN7 available only on MSC1200.
PORT3
USART0
EXT (2)
T0
T1
SCK/SCL/CLKS
SFR
System
Clock
Divider
AGND
IDAC
PORT1
DIN
DOUT
SS
EXT (4)
PROG
On−Chip
Oscillator
RST
PLL
XIN XOUT
Figure 3. Block Diagram
19
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ENHANCED 8051 CORE
Single−Byte, Single−Cycle
Instruction
MSC120x Timing
All instructions in the MSC120x families perform exactly
the same functions as they would in a standard 8051. The
effects on bits, flags, and registers are the same; however,
the timing is different. The MSC120x families use an
efficient 8051 core that results in an improved instruction
execution speed of between 1.5 and 3 times faster than the
original core for the same external clock speed (4 clock
cycles per instruction versus 12 clock cycles per
instruction, as shown in Figure 4). This efficiency
translates into an effective throughput improvement of
more than 2.5 times, using the same code and same
external clock speed. Therefore, a device frequency of
33MHz for the MSC120x actually performs at an
equivalent execution speed of 82.5MHz compared to the
standard 8051 core. This increased performance allows
the device to be tun at slower clock speeds, which reduces
system noise and power consumption, but provides
greater throughput. This performance difference can be
seen in Figure 5. The timing of software loops will be faster
with the MSC120x. However, the timer/counter operation
of the MSC120x may be maintained at 12 clocks per
increment or optionally run at 4 clocks per increment.
Internal
ALE
Internal
PSEN
Internal
AD0−AD7
Internal
A8−A15
4 Cycles
CLK
Standard 8051 Timing
12 Cycles
ALE
PSEN
AD0−AD7
PORT 2
Single−Byte, Single−Cycle
Instruction
The MSC120x also provide dual data pointers (DPTRs).
Figure 5. Comparison of MSC120x Timing to
Standard 8051 Timing
fCLK
instr_cycle
cpu_cycle
n+1
C1
C2
n+2
C3
C4
C1
C2
Figure 4. Instruction Timing Cycle
20
C3
C4
C1
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
differently than the MSC1200 or MSC1201.) This gives the
user the ability to add or subtract software functions and to
migrate between family members. Thus, the MSC120x
can become a standard device used across several
application platforms.
Furthermore, improvements were made to peripheral
features that off-load processing from the core, and the
user, to further improve efficiency. These iprovements
allow for 32-bit addition, subtraction and shifting to be
accomplished in a few instruction cycles, compared to
hundreds of instruction cycles executed through software
implementation. For instance, 32-bit accumulation can be
done through the summation register to significantly
reduce the processing overhead for multiple-byte data
from the ADC or other sources.
Family Development Tools
The MSC120x are fully compatible with the standard 8051
instruction set. This compatibility means that users can
develop software for the MSC120x with their existing 8051
development tools. Additionally, a complete, integrated
development environment is provided with each demo
board, and third-party developers also provide support.
Family Device Compatibility
The hardware functionality and pin configuration across
the MSC120x families are fully compatible. To the user, the
only difference between family members is the memory
configuration. This design makes migration between
family members simple. Code written for the MSC1200Y2,
MSC1201Y2, or MSC1202Y2 can be executed directly on an
MSC1200Y3, MSC1201Y3, or MSC1202Y3, respectively.
(However, the ADC registers for the MSC1202 are mapped
fOSC
STOP
Power-Down Modes
The MSC120x can power several of the on-chip
peripherals and put the CPU into Idle mode. This is
accomplished by shutting off the clocks to those sections,
as shown in Figure 6.
fSYS
SYSCLK
C7
fCLK
SPICON/
I2CCON 9A
SCL/SCK
FTCON
[3:0]
EF
Flash Write
Timing
PDCON.0
µs
USEC
FB
ms
MSECL
MSECH
FC
FD
FTCON
[7:4]
EF
Flash Erase
Timing
(30µs to 40µs)
(5ms to 11ms)
milliseconds
interrupt
MSINT
FA
PDCON.1
seconds
interrupt
SECINT
F9
100ms
HMSEC
WDTCON
FF
FE
watchdog
PDCON.2
ACLK
F6
divide
by 64
ADC Power Down
Modulator Clock
PDCON.3
Timers 0/1
IDLE
ADCON3
ADCON2
DF
DE
Decimation Ratio
ADC Output Rate
ADCON0
DC
USART0
fDATA
fSAMP (see Figure 9)
fMOD
CPU Clock
Figure 6. MSC120x Timing Chain and Clock Control
21
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
OVERVIEW
The MSC120x ADC structure is shown in Figure 7. The figure lists the components that make up the ADC, along with the
corresponding special function register (SFR) associated with each component.
AVDD
AIN0
AIN1
Burnout
Detect
AIN2
REFIN+
AIN3
AIN4
AIN5
fSAMP
Input
Multiplexer
MSC1200 AIN6
Only
AIN7
In+
Sample
and Hold
Buffer
In−
Σ
PGA
AINCOM
Temperature
Sensor
Burnout
Detect
D7h ADMUX
Offset
DAC
REFIN−
AGND
DCh ADCON0
F6h
ACLK
E6h
A4h AIPOL.5
REFIN+
fMOD
fDATA
A6h
AIE.5
A7h AISTAT.5
ODAC
A4h AIPOL.6
A6h
AIE.6
A7h AISTAT.6
FAST
VIN
∆Σ ADC
Modulator
SINC2
SINC3
AUTO
REFIN−
Σ
X
Offset
Calibration
Register
Gain
Calibration
Register
DDh ADCON1
OCR
GCR
DEh ADCON2
D3h D2h D1h
D6h D5h D4h
ADC
Result Register
Summation
Block
Σ
ADRES
DBh(1) DAh D9h
DFh ADCON3
SUMR
E5h E4h E3h E2h
NOTE: (1) For the MSC1202, this register is sign−extended (Bipolar mode) or zero−padded
(Unipolar mode) for the 16−bit result in registers DAh and D9h.
Figure 7. MSC120x ADC Structure
22
E1h SSCON
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ADC INPUT MULTIPLEXER
TEMPERATURE SENSOR
The input multiplexer provides for any combination of
differential inputs to be selected as the input channel, as
shown in Figure 8. For example, if AIN0 is selected as the
positive differential input channel, then any other channel
can be selected as the negative differential input channel.
With this method, it is possible to have up to six fully
differential input channels. It is also possible to switch the
polarity of the differential input pair to negate any offset
voltages. In addition, current sources are supplied that will
source or sink current to detect open or short circuits on the
pins.
On-chip diodes provide temperature sensing capability.
When the configuration register for the input mux is set to
all 1s, the diodes are connected to the inputs of the ADC.
All other channels are open. The internal device power
dissipation affects the temperature sensor reading. It is
recommended that the internal buffer be enabled for
temperature sensor measurements.
AIN0
AIN1
AVDD
Burnout Detect (2µA)
AIN2
The analog input impedance is always high, regardless of
PGA setting (when the buffer is enabled). With the buffer
enabled, the input voltage range is reduced and the analog
power-supply current is higher. If the limitation of input
voltage range is acceptable, then the buffer is always
preferred.
In+
Buffer
In−
The input impedance of the MSC120x without the buffer is
7MΩ/PGA. The buffer is controlled by the state of the BUF
bit in the ADC control register (ADCON0, SFR DCh).
MSC1200 Only
AIN5
AIN6(1)
AGND
AIN7(1)
When the Burnout Detect (BOD) bit is set in the ADC
control configuration register (ADCON0, SFR DCh), two
current sources are enabled. The current source on the
positive input channel sources approximately 2µA of
current. The current source on the negative input channel
sinks approximately 2µA. These current sources allow for
the detection of an open circuit (full-scale reading) or short
circuit (small differential reading) on the selected input
differential pair. The buffer should be on for sensor burnout
detection.
ADC INPUT BUFFER
AIN3
AIN4
BURNOUT DETECT
Burnout Detect (2µA)
Temperature Sensor
AVDD
AVDD
80 • I
I
AINCOM
NOTE: (1) For MSC1201/MSC1202, AIN6 and AIN7 are tied to REFIN−.
Figure 8. Input Multiplexer Configuration
23
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 1. ENOB versus PGA (Bipolar Mode)
ADC ANALOG INPUT
When the buffer is not selected, the input impedance of the
analog input changes with ACLK clock frequency (ACLK,
SFR F6h) and gain (PGA). The relationship is:
PGA
SETTING
1
Impedance (W) +
f SAMP @ CS
ǒ
Ǔ ǒ Ǔ
1MHz
7MW
AIN Impedance (W) +
@
ACLK Frequency
PGA
f CLK
where ACLK frequency (f ACLK) +
ACLK ) 1
and f MOD +
f ACLK
.
64
NOTE: The input impedance for PGA = 128 is the same as
that for PGA = 64 (that is, 7MΩ/64).
Figure 9 shows the basic input structure of the MSC120x.
RSWITCH
(3kΩ typical)
High Impedance
> 1GΩ
AIN
CS
Sampling Frequency = fSAMP
PGA
f SAMP
1, 2, 4
8
16
32
64, 128
fMOD
2 × fMOD
4 × fMOD
8 × fMOD
16 × f MOD
AGND
fMOD =
FULLSCALE
RANGE
(V)
MSC1200
MSC1201
ENOB(1)
AT 10HZ
(BITS)
MSC1202
ENOB(1)
RMS
INPUT-REFERRED
NOISE
UP TO
200HZ
(BITS)
MSC1200
MSC1201
(nV)
MSC1202
(mV)
1
±2.5
21.7
16
1468
76.3
2
±1.25
21.5
15.6
843
38.1
4
±0.625
21.4
15.5
452
19.1
8
±0.313
21.2
15.4
259
9.5
16
±0.156
20.8
15.4
171
4.8
32
±0.078
20.4
15.3
113
2.4
64
±0.039
20
15.2
74.5
12
128
±0.019
19
14.2
74.5
0.6
(1) ENOB = Log2(FSR/RMS Noise) = Log2(224) − Log2(σCODES)
= 24 − Log2(σCODES)
ADC OFFSET DAC
The analog output from the PGA can be offset by up to half
the full-scale range of the ADC by using the ODAC register
(SFR E6h). The ODAC (Offset DAC) register is an 8-bit
value; the MSB is the sign and the seven LSBs provide the
magnitude of the offset.
ADC MODULATOR
PGA
CS
1
2
4 to 128
9pF
18pF
36pF
The modulator is a single-loop, 2nd-order system. The
modulator runs at a clock speed (fMOD) that is derived from
CLK using the value in the Analog Clock register (ACLK,
SFR F6h). The data output rate is:
fACLK
64
Data Rate + f DATA +
where f MOD +
Figure 9. Analog Input Structure (without Buffer)
f MOD
Decimation Ratio
f CLK
f
+ ACLK .
64
(ACLK ) 1) @ 64
and Decimation Ratio is set in [ADCON3:ADCON2]
ADC PGA
ADC CALIBRATION
The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128.
Using the PGA can actually improve the effective
resolution of the ADC. For instance, with a PGA of 1 on a
±2.5V full-scale range (FSR), the ADC can resolve to
1.5µV. With a PGA of 128 on a ±19mV FSR, the ADC can
resolve to 75nV. With a PGA of 1 on a ±2.5V FSR, it would
require a 26-bit ADC to resolve 75nV, as shown in Table 1.
The offset and gain errors in the MSC120x, or the complete
system, can be reduced with calibration. Calibration is
controlled through the ADCON1 register (SFR DDh), bits
CAL2:CAL0. Each calibration process takes seven tDATA
periods (data conversion time) to complete. Therefore, it
takes 14 tDATA periods to complete both an offset and gain
calibration.
24
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
For system calibration, the appropriate signal must be
applied to the inputs. It then computes an offset that will
nullify offset in the system. The system gain calibration
requires a positive full-scale differential input signal. It then
computes a gain value to nullify gain errors in the system.
Each of these calibrations will take seven tDATA periods to
complete.
(−3dB = 0.262 • fDATA)
−20
−40
Gain (dB)
Calibration should be performed after power on. It should
also be done after a change in temperature, decimation
ratio, buffer, power supply, voltage reference, or PGA. The
offset DAC will affect offset calibration; therefore, the value
of the offset should be zero before performing a calibration.
SINC3 FILTER RESPONSE
0
−60
−80
−100
At the completion of calibration, the ADC Interrupt bit goes
high, which indicates the calibration is finished and valid
data is available.
−120
0
1
2
3
4
5
fDATA
ADC DIGITAL FILTER
SINC2 FILTER RESPONSE
0
(−3dB = 0.318 • fDATA)
−20
−40
Gain (dB)
The Digital Filter can use either the Fast Settling, Sinc2, or
Sinc3 filter, as shown in Figure 10. In addition, the Auto
mode changes the Sinc filter after the input channel or
PGA is changed. When switching to a new channel, it will
use the Fast Settling filter for the next two conversions, the
first of which should be discarded. It will then use the Sinc2
followed by the Sinc3 filter to improve noise performance.
This combines the low-noise advantage of the Sinc3 filter
with the quick response of the Fast Settling Time filter. The
frequency response of each filter is shown in Figure 11.
−60
−80
−100
−120
Adjustable Digital Filter
0
1
2
Sinc3
Sinc2
Modulator
3
4
5
fDATA
Data Out
FAST SETTLING FILTER RESPONSE
0
Fast Settling
(−3dB = 0.469 • fDATA)
−20
FILTER SETTLING TIME
3
2
1
(1) With synchronized channel changes.
AUTO MODE FILTER SELECTION
CONVERSION CYCLE
1
2
3
4+
Fast
Fast
Sinc2
Sinc3
Figure 10. Filter Step Responses
−40
Gain (dB)
FILTER
Sinc3
Sinc2
Fast
SETTLING TIME
(Conversion Cycles)(1)
−60
−80
−100
−120
0
1
2
3
4
5
fDATA
NOTE: fDATA = Data Output Rate = 1/tDATA
Figure 11. Filter Frequency Responses
25
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
VOLTAGE REFERENCE
RESET
The MSC120x can use either an internal or external
voltage reference. The voltage reference selection is
controlled via ADC Control Register 0 (ADCON0, SFR
DCh). The default power-up configuration for the voltage
reference is 2.5V internal.
The MSC120x can be reset from the following sources:
The internal voltage reference can be selected as either
1.25V or 2.5V. The analog power supply (AVDD) must be
within the specified range for the selected internal voltage
reference. The valid ranges are: VREF = 2.5 internal
(AVDD = 3.3V to 5.25V) and VREF = 1.25 internal
(AVDD = 2.7V to 5.25V). If the internal VREF is selected,
then AGND must be connected to REFIN−. The
REFOUT/REFIN+ pin should also have a 0.1µF capacitor
connected to AGND as close as possible to the pin. If the
internal VREF is not used, then VREF should be disabled in
ADCON0.
If the external voltage reference is selected, it can be used
as either a single-ended input or differential input, for
ratiometric measures. When using an external reference,
it is important to note that the input current will increase for
VREF with higher PGA settings and with a higher modulator
frequency. The external voltage reference can be used
over the input range specified in the Electrical
Characteristics section.
IDAC
The 8-bit IDAC in the MSC120x provides a current source
that can be used for ratiometric measurements. The IDAC
operates from its own voltage reference and is not
dependent on the ADC voltage reference. The full-scale
output current of the IDAC is approximately 1mA (within
the compliance voltage range). The equation for the IDAC
output current is:
IDAC OUT mA [ IDAC @ 3.9mA (at 25°C)
D
D
D
D
D
Power-on reset
External reset
Software reset
Watchdog timer reset
Brownout reset
An external reset is accomplished by taking the RST pin
high for two tOSC periods, followed by taking the RST pin
low. A software reset is accomplished through the System
Reset register (SRTST, 0F7h). A watchdog timer reset is
enabled and controlled through Hardware Configuration
Register 0 (HCR0) and the Watchdog Timer register
(WDTCON, 0FFh). A brownout reset is enabled through
Hardware Configuration Register 1 (HCR1). Power-on
reset and external reset complete after 217 clock cycles,
using the internal oscillator in low-frequency mode.
Brownout reset, watchdog timer reset, and software reset
complete after 215 clock cycles, using the active clock
source.
All sources of reset cause the digital pins to be pulled high
from the initiation of the reset procedure. For an external
reset, taking the RST pin high stops device operation
(crystal oscillation, internal oscillator, or PLL circuit
operation) and causes all digital pins to be pulled high from
that point. Taking the RST pin low initiates the reset
procedure.
A recommended external reset circuit is shown in
Figure 12. The serial 10kΩ resistor is recommended for
any external reset circuit configuration. For proper
execution of the reset procedure, it is necessary to keep
the AVDD supply above 2.0V during the reset procedure.
DVDD
0.1µF
The IDAC output voltage cannot exceed the compliance
voltage of AVDD − 1.5V.
MSC120x
10kΩ
4
RST
1MΩ
Figure 12. Typical Reset Circuit
Note that pin P1.0/PROG defines operation of the device
after reset. If P1.0/PROG is not connected or pulled high
during reset, the device will enter User Application mode
(UAM). If P1.0/PROG is pulled low during reset, the device
will enter Serial Flash Programming mode (SFPM). Refer
to the Electrical Characteristics section for timing
information.
26
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
POWER ON RESET
The on-chip Power On Reset (POR) circuitry releases the
device from reset when DVDD ≈ 2.0V. The power supply
ramp rate does not affect the POR. If the power supply falls
below 1.0V for longer than 200ms, the POR will execute.
If the power supply falls below 1.0V for less than 200ms,
unexpected operation may occur. If these conditions are
not met, the POR will not execute. For example, a negative
spike on the DVDD supply that does not remain below 1.0V
for at least 200ms, will not initiate a POR.
If the Digital Brownout Reset circuit is on, the POR circuit
has no effect.
DIGITAL BROWNOUT RESET
The Digital Brownout Reset (DBOR) is enabled through
HCR1. If the conditions for proper POR are not met, the
DBOR can be used to ensure proper device operation. The
DBOR will hold the state of the device when the power
supply drops below the threshold level programmed in
HCR1, and then generate a reset when the supply rises
above the threshold level. Note that as the device is
released from reset and program execution begins, the
device current consumption may increase, which can
result in a power supply voltage drop, which may initiate
another brownout condition. Also, the DBOR comparison
is done against an analog reference; therefore, AVDD must
be within its valid operating range for DBOR to function.
The DBOR level should be chosen to match closely with
the application. That is, with a high external clock
frequency, the DBOR level should match the minimum
operating voltage range for the device or improper
operation may still occur.
ANALOG LOW-VOLTAGE DETECT
The MSC120x contain an analog low-voltage detect
circuit. When the analog supply drops below the value
programmed in LVDCON (SFR E7h), an interrupt is
generated, and/or the flag is set.
IDLE MODE
Idle mode is entered by setting the IDLE bit in the Power
Control register (PCON, 087h). In Idle mode, the CPU,
Timer0, Timer1, and USART are stopped, but all other
peripherals and digital pins remain active. The device can
be returned to active mode via an active internal or external
interrupt. This mode is typically used for reducing power
consumption between ADC samples.
By configuring the device prior to entering Idle mode,
further power reductions can be achieved (while in Idle
mode). These power reductions include powering down
peripherals not in use in the PDCON register (0F1h), and
reducing the system clock frequency by using the System
Clock Divider register (SYSCLK, 0C7h).
STOP MODE
Stop mode is entered by setting the STOP bit in the Power
Control register (PCON, 087h). In Stop mode, all internal
clocks are halted. This mode has the lowest power
consumption. The device can be returned to active mode
only via an external reset or power-on reset (not a
brownout reset).
By configuring the device prior to entering Stop mode,
further power reductions can be achieved (while in Stop
mode). These power reductions include halting the
external clock into the device, configuring all digital I/O
pins as open drain with low output drive, disabling the ADC
buffer, disabling the internal VREF, and setting PDCON to
0FFh to power down all peripherals.
In Stop mode, all digital pins retain their values.
POWER CONSUMPTION CONSIDERATIONS
The following suggestions will reduce
consumption in the MSC120x devices:
current
1. Use the lowest supply voltage that will work in the
application for both AVDD and DVDD.
2. Use the lowest clock frequency that will work in the
application.
3. Use Idle mode and the system clock divider
whenever possible. Note that the system clock
divider also affects the ADC clock.
4. Avoid using 8051-compatible I/O mode on the I/O
ports. The internal pull-up resistors will draw current
when the outputs are low.
5. Use the delay line for Flash Memory control by
setting the FRCM bit in the FMCON register (SFR
EEh).
6. Power down the internal oscillator in External Clock
mode by setting the PDICLK bit in the PDCON
register (SFR F1h).
7. Power down peripherals when they are not needed.
Refer to SFR PDCON, LVDCON, ADCON0, and
IDAC.
27
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
CLOCKS
Internal Oscillator
The MSC120x can operate in three separate clock modes:
Internal Oscillator mode (IOM), External Clock mode
(ECM), and Phase Lock Loop (PLL) mode. A block
diagram is shown in Figure 13. The clock mode for the
MSC120x is selected via the CLKSEL bits in HCR2. IO
low-frequency (LF) mode is the default mode for the
device.
In IOM, the CPU executes either in LF mode (if HCR2,
CLKSEL = 111) or high-frequency (HF) mode (if HCR2,
CLKSEL = 110 and DVDD = 5.0V). In this mode, XIN must
be grounded or tied to supply.
External Clock
In ECM (HCR2, CLKSEL = 011), the CPU can execute
from an external crystal, external ceramic resonator,
external clock, or external oscillator. If an external clock is
detected at startup, then the CPU will begin execution in
ECM after startup. If an external clock is not detected at
startup, then the device will revert to the mode shown in
Table 2.
Serial Flash Programming mode (SFPM) uses IO LF mode
(the HCR2 and CLKSEL bits have no effect). Table 2
shows the active clock mode for the various startup
conditions during User Application mode.
tOSC
STOP
XIN
(1)
Phase
Detector
Charge
Pump
100kΩ
LF/HF Internal
Mode Oscillator
XOUT
t PLL/tIOM
tSYS
VCO
tCLK
SYSCLK
PLL DAC
PLLDIV
NOTE: (1) Disabled in PLL mode; therefore, an external resistor between XIN and XOUT is required.
Figure 13. Clock Block Diagram
Table 2. Active Clock Modes
SELECTED CLOCK MODE
HCR2, CLKSEL2:0
External Clock Mode (ECM)
010
Internal Oscillator Mode (IOM)(2)
STARTUP CONDITION(1)
ACTIVE CLOCK MODE (fSYS)
Active clock present at XIN
External Clock Mode
No clock present at XIN
IO LF Mode
IO LF Mode
111
N/A
IO LF Mode
IO HF Mode
110
N/A
IO HF Mode
Active 32.768kHz clock at XIN
PLL LF Mode
No clock present at XIN
Nominal 50% of IO LF Mode
Active 32.768kHz clock at XIN
PLL HF Mode
No clock present at XIN
Nominal 50% of IO HF Mode
PLL LF Mode
101
PLL(3)
PLL HF Mode
100
(1) Clock detection is only done at startup; refer to Serial Flash Programming Timing parameter tRFD in Figure 2.
(2) XIN must not be left floating; it must be tied high or low or parasitic oscillation may occur.
(3) PLL operation requires that both AVDD and DVDD are within their specified ranges.
28
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
PLL
XIN
In PLL mode (HCR2, CLKSEL = 101 or HCR2,
CLKSEL = 100), the CPU can execute from an external
32.768kHz crystal. This mode enables the use of a PLL
circuit that synthesizes the selected clock frequencies
(PLL LF mode or PLL HF mode). If an external clock is
detected at startup, then the CPU begins execution in PLL
mode after startup. If an external clock is not detected at
startup, then the device reverts to the mode shown in
Table 2. The status of the PLL can be determined by first
writing the PLLLOCK bit (enable) and then reading the
PLLLOCK status bit in the PLLH SFR.
C1
XOUT
C2
NOTE: Refer to the crystal manufacturer’s specification
for C1 and C2 values.
Figure 14. External Crystal Connection
The frequency of the PLL is preloaded with default
trimmed values. However, the PLL frequency can be
fine-tuned by writing to the PLLH and PLLL SFRs. The
equation for the PLL frequency is:
External Clock
XIN
PLL Frequency = ([PLLH:PLLL] + 1) • fOSC
where fOSC = 32.768kHz.
Figure 15. External Clock Connection
The default value for PLL LF mode is automatically loaded
into the PLLH and PLLL SFRs.
For different connections to external clocks, see Figure 14,
Figure 15, and Figure 16.
XIN
32pF
For PLL HF mode, the value of PLL[9:0] is automatically
doubled in hardware; however, since PLL[9:0] is writable,
it can also be modified by writing to the respective SFRs.
32.768kHz
XOUT
32pF
NOTE: Typical configuration is shown.
Figure 16. PLL Connection
29
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
D Toggle SCK by setting and clearing the port pin.
D Memory Write Pulse (WR) that is idle high.
SPI
The MSC120x implement a basic SPI interface that
includes the hardware for simple serial data transfers.
Figure 17 shows a block diagram of the SPI. The
peripheral supports master and slave modes, full duplex
data transfers, both clock polarities, both clock phases, bit
order, and slave select.
Whenever an external memory write command
(MOVX) is executed, a pulse is seen on P3.6. This
method can be used only if CPOL is set to ‘1’.
D Memory Write Pulse toggle version. In this mode,
SCK toggles whenever an external write command
(MOVX) is executed.
The timing diagram for supported SPI data transfers is
shown in Figure 18.
D T0_Out signal can be used as a clock. A pulse is
The I/O pins needed for data transfer are Data In (DIN),
Data Out (DOUT) and serial clock (SCK). The slave select
(SS) pin can also be used to control the output of data on
DOUT.
generated on SCK whenever Timer 0 expires. The
idle state of the signal is low, so this can be used
only if CPOL is cleared to ‘0’.
D T0_Out toggle. SCK toggles whenever Timer 0
The DIN pin is used for shifting data in for both master and
slave modes.
expires.
D T1_Out signal can be used as a clock. A pulse is
The DOUT pin is used for shifting data out for both master
and slave modes.
generated whenever Timer 1 expires. The idle state
of the signal is low, so this can be used only if CPOL
is cleared to ‘0’.
The SCK pin is used to synchronize the transfer of data for
both master and slave modes. SCK is always generated
by the master. The generation of SCK in master mode can
be done either in software (by simply toggling the port pin),
or by configuring the output on the SCK pin via PASEL
(SFR F2h). A list of the most common methods of
generating SCK follows, but the complete list of clock
sources can be found by referring to the PASEL SFR.
D T1_Out toggle. SCK toggles whenever Timer 1
expires.
DOUT
SPI /I 2C
Data Write
P1.2
DOUT
TX_CLK
SPICON
I2CCON
SS
P1.4
CNT_CLK
CNT INT
Counter
I2C INT
Start/Stop
Detect
SS
Logic
SCK/SCL
Pad Control
P3.6
SCK
I 2C
Stretch
Control
P1.3
RX_CLK
DIN
SPI /I2C
Data Read
DIN
CLKS (refer to PASEL, SFR F2h)
Figure 17. SPI/I2C Block Diagram
30
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
SCK Cycle #
1
2
3
4
5
6
7
8
SCK (CPOL = 0)
SCK (CPOL = 1)
Sample Input
MSB
6
5
4
3
2
1
LSB
(CPHA = 0) Data Out
Sample Input
MSB
6
5
4
3
2
1
LSB
(CPHA = 1) Data Out
SS to Slave
Slave CPHA = 1 Transfer in Progress
2
1) SS Asserted
1
2) First SCK Edge
3) CNTIF Set (dependent on CPHA bit)
4) SS Negated
Slave CPHA = 0 Transfer in Progress
3
4
Figure 18. SPI Timing Diagram
The SS pin can be used to control the output of data on
DOUT when the MSC120x is in slave mode. The SS
function is enabled or disabled by the ESS bit of the
SPICON SFR. When enabled, the SS input of a slave
device must be externally asserted before a master device
can exchange data with the slave device. SS must be low
before data transactions and must stay low for the duration
of the transaction. When SS is high, data will not be shifted
into the shift register, nor will the counter increment. When
SPI is enabled, SS also controls the drive of the line DOUT
(P1.2). When SS is low in slave mode, the DOUT pin will
be driven and when SS is high, DOUT will be high
impedance.
The SPI generates interrupt ECNT (AIE.2) to indicate that
the transfer/reception of the byte is complete. The interrupt
goes high whenever the counter value is equal to 8
(indicating that eight SCKs have occurred). The interrupt
is cleared on reading or writing to the SPIDATA register.
During the data transfer, the actual counter value can be
read from the SPICON SFR.
Power Down
The SPI is powered down by the PDSPI bit in the power
control register (PDCON). This bit needs to be cleared to
enable the SPI function. When the SPI is powered down,
pins P1.2, P1.3, P1.4, and P3.6 revert to general-purpose
I/O pins.
Application Flow
This section explains the typical application usage flow of
SPI in master and slave modes.
Master Mode Application Flow
1. Configure the port pins.
2. Configure the SPI.
3. Assert SS to enable slave communication (if
applicable).
4. Write data to SPIDATA.
5. Generate eight SCKs.
6. Read the received data from SPIDATA.
Slave Mode Application Flow
1. Configure the ports pins.
2. Enable SS (if applicable).
3. Configure the SPI.
4. Write data to SPIDATA.
5. Wait for the Count Interrupt (eight SCKs).
6. Read the data from SPIDATA.
CAUTION:
If SPIDATA is not read before the next SPI
transaction, the ECNT interrupt will be removed
and the previous data will be lost.
31
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
I2C
The I/O pins needed for I2C transfer are serial clock (SCL)
and serial data (SDA—implemented by connecting DIN
and DOUT externally). The I2C transfer timing is shown in
Figure 19.
The MSC120x I2C supports:
1. Master or slave I2C operation (control in software)
2. Standard or fast modes of transfer
3. Clock stretching
4. General call
When used in I2C mode, pins DIN (P1.3) and DOUT (P1.2)
should be tied together externally. The DIN pin should be
configured as an input pin and the DOUT pin should be
configured as open drain or standard 8051 by setting the
P1DDR (DOUT should be set high so that the bus is not
pulled low).
The MSC120x
I2 C
can generate two interrupts:
1. I2C interrupt for START/STOP interrupt (AIE.3)
2. CNT interrupt for bit counter interrupt (AIE.2)
The START/STOP interrupt is generated when a START
condition or STOP condition is detected on the bus. The bit
counter generates an interrupt on a complete (8-bit) data
transfer and also after the transfer of the ACK/NACK.
The bit counter for serial transfer is always incremented on
the falling edge of SCL and can be reset by reading or
writing to I2CDATA (SFR 9Bh) or when a START/STOP
condition is detected. The bit counter can be polled or used
as an interrupt. The bit counter interrupt occurs when the
bit counter value is equal to 8, indicating that eight bits of
data have been transferred. I2C mode also allows for
interrupt generation on one bit of data transfer
(I2CCON.CNTSEL). This can be used for ACK/NACK
interrupt generation. For instance, the I2C interrupt can be
configured for 8-bit interrupt detection; on the eighth bit,
the interrupt is generated. During this interrupt, the clock
is stretched (SCL held low) if the DCS bit is set. The
interrupt can then be configured for 1-bit detection (which
terminates clock stretching). The ACK/NACK can be
written by the software, which will terminate clock
stretching. The next interrupt will be generated after the
ACK/NACK has been latched by the receiving device. The
interrupt is cleared on reading or writing to the I2CDATA
register. If I2CDATA is not read before the next data
transfer, the interrupt will be removed and the previous
data will be lost.
Master Operation
The source for the SCL is controlled in the PASEL register
or can be generated in software.
Transmit
The serial data must be stable on the bus while SCL is
high. Therefore, the writing of serial data to I2CDATA must
be coordinated with the generation of the SCL, since SDA
transitions on the bus may be interpreted as a START or
STOP while SCL is high. The START and STOP
conditions on the bus must be generated in software. After
the serial data has been transmitted, the generation of the
ACK/NACK clock must be enabled by writing 0xFFh to
I2CDATA. This allows the master to read the state of
ACK/NACK.
Receive
The serial data is latched into the receive buffer on the
rising edge of SCL. After the serial data has been received,
ACK/NACK is generated by writing 0x7Fh (for ACK) or
0xFFh (for NACK) to I2CDATA.
SDA
1−7
SCL
8
9
1−7
8
9
1−7
8
9
S
P
START
ADDRESS(2)
Condition(1)
R/W(2)
ACK(3)
DATA(2)
ACK(3)
DATA(2)
ACK(3)
NOTES: (1) Generate in software; write 0x7F to I2CDATA.
(2) I2CDATA register.
(3) Generate in software. Can enable bit count = 1 interrupt prior to ACK/NACK for interrupt use.
Generate ACK by writing 0x7F to I2CDATA; generate NACK by writing 0xFF to I2CDATA.
(4) Generate in software; write 0xFF to I2CDATA.
Figure 19. Timing Diagram for I2C Transmission and Reception
32
STOP
Condition(4)
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Slave Operation
Slave operation is supported, but address recognition,
R/W determination, and ACK/NACK must be done under
software control. The Disable Clock Stretch (DCS) bit can
be set to disable clock stretching. When the DCS bit is set,
the device will no longer stretch the clock and will not
generate interrupts. This bit can be used to disable clock
stretch interrupts when there is no address match. This bit
is automatically cleared when a start or repeated start
condition occurs.
Transmit
Once address recognition, R/W determination, and
ACK/NACK are complete, the serial data to be transferred
can be written to I2CDATA. The data is automatically
shifted out based on the master SCL. After data
transmission, CNTIF is generated and SCL is stretched by
the MSC120x until the I2CDATA register is written with a
0xFFh. The ACK/NACK from the master can then be read.
Receive
Once address recognition, R/W determination, and
ACK/NACK are complete, I2CDATA must be written with
0xFFh to enable data reception. Upon completion of the
data shift, the MSC120x generates the CNT interrupt and
stretches SCL. Received data can then be read from
I2CDATA. After the serial data has been received,
ACK/NACK is generated by writing 0x7Fh (for ACK) or
0xFFh (for NACK) to I2CDATA. The write to I2CDATA
clears the CNT interrupt and clock stretch.
precaution, a lock feature can be activated through HCR0,
which disables erase/write operation to 4kB of Program
Flash Memory or the entire Program Flash Memory in
UAM.
FLASH MEMORY
The page size for Flash memory is 64 bytes. The
respective page must be erased before it can be written to,
regardless of whether it is mapped to Program memory or
Data memory space. The MSC120x use a memory
addressing scheme that separates Program Memory
(FLASH/ROM) from Data Memory (FLASH/RAM).
Addressing of program and data segments can overlap
since they are accessed by different instructions.
The MSC120x have three hardware configuration
registers (HCR0, HCR1, and HCR2) that are
programmable only during Flash Memory Programming
mode.
The MSC120x allow the user to partition the Flash Memory
between Program Memory and Data Memory. For
instance, the MSC120xY3 contain 8kB of Flash Memory
on-chip. Through the hardware configuration registers, the
user can define the partition between Program Memory
(PM) and Data Memory (DM), as shown in Table 3,
Table 4, and Figure 20. The MSC120x families offer two
memory configurations.
Table 3. Flash Memory Partitioning
HCR0
MEMORY MAP
The MSC120x contain on-chip SFR, Flash Memory,
Configuration Memory, Scratchpad SRAM Memory, and
Boot ROM. The SFR registers are primarily used for
control and status. The standard 8051 features and
additional peripheral features of the MSC120x are
controlled through the SFR. Reading from an undefined
SFR returns zero. Writing to undefined SFR registers is not
recommended and will have indeterminate effects.
Flash Memory is used for both Program Memory and Data
Memory; however, program execution can only occur from
Program Memory. Program/Data Memory partition size is
selectable. The partition size is set through HCR0 (in the
Configuration Memory), which is programmed serially.
Both Program and Data Flash Memory are erasable and
writable (programmable) in UAM. Erase and write timing
of Flash Memory is controlled in the Flash Memory Timing
Control register (FTCON, SFR 0EFh). As an added
MSC120xY2
MSC120xY3
DFSEL
PM
DM
PM
DM
00
2kB
2kB
4kB
4kB
01
2kB
2kB
6kB
2kB
10
3kB
1kB
7kB
1kB
11
(default)
4kB
0kB
8kB
0kB
Table 4. Flash Memory Partitioning Addresses
HCR0
MSC120xY2
MSC120xY3
DFSEL
PM
DM
PM
DM
00
0000−07FF
0400−0BFF
0000−0FFF
0400−13FF
01
0000−07FF
0400−0BFF
0000−17FF
0400−0BFF
10
0000−0BFF
0400−07FF
0000−1BFF
0400−07FF
11
(default)
0000−0FFF
0000
0000−1FFF
0000
33
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Program
Memory
Data
Memory
FFFFh
FFFFh
Select in
HCR0
Unused
Configuration
Memory
FC00h
1K Internal Boot ROM
Serial Flash
Programming
Mode
Address
User
Application
Mode
Address(1)
807Fh
7Fh
8040h
40h
8000h
00h
F800h
UAM: Read Only
SFPM: Read Only
Unused
Unused
UAM: Read Only
SFPM: Read/Write
1FFFh, 8k (Y3)
On−Chip
Flash
13FFh, 5k (Y3)
0FFFh, 4k (Y2)
On−Chip
Flash
0000h, 0k
0BFFh, 3k (Y2)
03FFh, 1k
NOTE: (1) Can be accessed using CADDR
or the faddr_data_read Boot ROM routine.
Figure 20. Memory Map
It is important to note that the Flash Memory is readable
and writable (depending on the MXWS bit in the MWS
SFR) through the MOVX instruction when configured as
either Program or Data Memory. This flexibility means that
the device can be partitioned for maximum Flash Program
Memory size (no Flash Data Memory) and Flash Program
Memory can be used as Flash Data Memory. However,
this usage may lead to undesirable behavior if the PC
points to an area of Flash Program Memory that is being
used for data storage. Therefore, it is recommended to use
Flash partitioning when Flash Memory is used for data
storage. Flash partitioning prohibits execution of code
from Data Flash Memory. Additionally, the Program
Memory erase/write can be disabled through hardware
configuration bits (HCR0), while still providing access
(read/write/erase) to Data Flash Memory.
The effect of memory mapping on Program and Data
Memory is straightforward. The Program Memory is
decreased in size from the top of Flash Memory. To
maintain compatibility with the MSC121x, the Flash Data
Memory maps to addresses 0400h. Therefore, access to
Data Memory (through MOVX) will access Flash Memory
for the addresses shown in Table 4.
Data Memory
The MSC120x has on-chip Flash Data Memory, which is
readable and writable (depending on the Memory Write
Select register) during normal operation (full VDD range).
This memory is mapped into the external Data Memory
space, which requires the use of the MOVX instruction to
program.
34
CONFIGURATION MEMORY
The MSC120x Configuration Memory consists of 128
bytes of memory. In UAM, all Configuration Memory is
readable using the faddr_data_read Boot ROM routine or
CADDR register, but none of the Configuration Memory is
writable. In SFPM, all Configuration Memory is readable,
but only the lower 64 bytes (8000h−803Fh) are writable;
the upper 64 bytes (8040h−807Fh) are not writable.
Note that reading/writing configuration memory in SFPM
requires
16-bit
addressing;
whereas,
reading
configuration memory in UAM requires only 8-bit
addressing.
Lower 64 Bytes
Note that the three hardware configuration registers
(HCR0, HCR1, and HCR2) reside in the lower 64 bytes of
Configuration Memory and are located in SFPM at
addresses 0803Fh, 0803Eh, and 0803Dh, respectively.
Therefore, care should be taken when writing to
Configuration Memory so that user parameters are not
written into these locations.
Also note that if the Enable Program Memory Access bit
(HCR0.7) is cleared, Configuration Memory cannot be
changed unless all memory has been cleared with the
Mass Erase command.
Upper 64 Bytes
Information such as device trim values and device serial
number are located in the upper 64 bytes of Configuration
Memory. The locations 08050h through 08053h contain a
unique 4-byte serial number. The location 8054h contains
the temperature sensor correction value (refer to
application note SBAA126, available for download from
www.ti.com). None of these memory locations can be
altered.
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Figure 21 illustrates the Register Map. It is entirely
separate from the Program and Data Memory areas
discussed previously. A separate class of instructions is
used to access the registers. There are 256 potential
register locations. In practice, the MSC120x have 256
bytes of Scratchpad RAM and up to 128 SFRs. This is
possible since the upper 128 Scratchpad RAM locations
can only be accessed indirectly. Thus, a direct reference
to one of the upper 128 locations must be an SFR access.
Direct RAM is reached at locations 0 to 7Fh (0 to 127).
255
FFh
255
Indirect
RAM
128
127
80h
128
7Fh
Direct
RAM
0
FFh
Direct
Special Function
Registers
80h
SFR Registers
00h
Scratchpad
RAM
Figure 21. Register Map
SFRs are accessed directly between 80h and FFh (128 to
255). The RAM locations between 128 and 255 can be
reached through an indirect reference to those locations.
Scratchpad RAM is available for general-purpose data
storage. Within the 128 bytes of RAM, there are several
special-purpose areas.
Program Status Word register (PSW; 0D0h) in the SFR
area described below. The 16 bytes immediately above
the R0−R7 registers are bit-addressable, so any of the 128
bits in this area can be directly accessed using
bit-addressable instructions.
7Fh
Direct
RAM
2Fh
7F
7E
7D
7C
7B
7A
79
78
2Eh
77
76
75
74
73
72
71
70
2Dh
6F
6E
6D
6C
6B
6A
69
68
2Ch
67
66
65
64
63
62
61
60
2Bh
5F
5E
5D
5C
5B
5A
59
58
2Ah
57
56
55
54
53
52
51
50
29h
4F
4E
4D
4C
4B
4A
49
48
28h
47
46
45
44
43
42
41
40
27h
3F
3E
3D
3C
3B
3A
39
38
26h
37
36
35
34
33
32
31
30
25h
2F
2E
2D
2C
2B
2A
29
28
24h
27
26
25
24
23
22
21
20
23h
1F
1E
1D
1C
1B
1A
19
18
22h
17
16
15
14
13
12
11
10
21h
0F
0E
0D
0C
0B
0A
09
08
20h
07
06
05
04
03
02
01
00
Bit-Addressable
REGISTER MAP
1Fh
Bit Addressable Locations
In addition to direct register access, some individual bits
are also accessible. These are individually addressable
bits in both the RAM and SFR area. In the Scratchpad
RAM area, registers 20h to 2Fh are bit-addressable. This
provides 128 (16 × 8) individual bits available to software.
A bit access is distinguished from a full-register access by
the type of instruction. In the SFR area, any register
location ending in a 0h or 8h is bit-addressable. Figure 22
shows details of the on-chip RAM addressing including the
locations of individual RAM bits.
Bank 3
18h
17h
Bank 2
10h
0Fh
Bank 1
08h
07h
Bank 0
00h
MSB
LSB
Working Registers
As part of the lower 128 bytes of RAM, there are four banks
of Working Registers, as shown in Figure 20. The Working
Registers are general-purpose RAM locations that can be
addressed in a special way. They are designated R0
through R7. Since there are four banks, the currently
selected bank will be used by any instruction using R0−R7.
This design allows software to change context by simply
switching banks. Bank access is controlled via the
Figure 22. Scratchpad Register Addressing
Thus, an instruction can designate the value stored in R0
(for example) to address the upper RAM. The 16 bytes
immediately
above
the
these
registers
are
bit-addressable, so any of the 128 bits in this area can be
directly accessed using bit-addressable instructions.
35
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Stack
Program Memory
Another use of the Scratchpad area is for the
programmer’s stack. This area is selected using the Stack
Pointer (SP, SFR 81h). Whenever a call or interrupt is
invoked, the return address is placed on the Stack. It also
is available to the programmer for variables, etc., since the
Stack can be moved and there is no fixed location within
the RAM designated as Stack. The Stack Pointer defaults
to 07h on reset and the user can then move it as needed.
The SP will point to the last used value. Therefore, the next
value placed on the Stack is put at SP + 1. Each PUSH or
CALL increments the SP by the appropriate value and
each POP or RET decrements it.
After reset, the CPU begins execution from Program
Memory location 0000h. If enabled, the Boot ROM will
appear from address F800h to FFFFh.
Boot ROM
There is a 1kB Boot ROM that controls operation during
serial programming. Additionally, the Boot ROM routines
shown in Table 5 can be accessed during the user mode,
if it is enabled. When enabled, the Boot ROM routines will
be located at memory addresses F800h−FBFFh during
user mode.
Table 5. MSC120x Boot ROM Routines
HEX
ADDRESS
ROUTINE
C DECLARATIONS
DESCRIPTION
F802
sfr_rd
char sfr_rd(void);
Return SFR value pointed to by CADDR(1)
F805
sfr_wr
void sfr_wr(char d);
Write to SFR pointed to by CADDR(1)
FBD8
monitor_isr
void monitor_isr() interrupt 6;
Push registers and call cmd_parser
FBDA
cmd_parser
void cmd_parser(void);
See application note SBAA076, Programming the
MSC1210, available at www.ti.com.
FBDC
put_string
void put_string(char code *string);
Output string
FBDE
page_erase
char page_erase(int faddr, char fdata, char fdm);
Erase flash page
FBE0
write_flash
Assembly only; DPTR = address, ACC = data
Flash write(2)
FBE2
write_flash_chk
char write_flash_chk(int faddr, char fdata, char fdm);
Write flash byte, verify
FBE4
write_flash_byte
void write_flash_byte(int faddr, char fdata);
Write flash byte(2)
FBE6
faddr_data_read
char faddr_data_read(char faddr);
Read byte from Configuration Memory
FBE8
data_x_c_read
char data_x_c_read(int faddr, char fdm);
Read xdata or code byte
FBEA
tx_byte
void tx_byte(char);
Send byte to USART0
FBEC
tx_hex
void tx_hex(char);
send hex value to USART0
FBEE
putx
void putx(void);
send “x” to USART0 on R7 = 1
FBF0
rx_byte
char rx_byte(void);
Read byte from USART0
FBF2
rx_byte_echo
char rx_byte_echo(void);
Read and echo byte on USART0
FBF4
rx_hex_echo
char rx_hex_echo(void);
Read and echo hex on USART0
FBF6
rx_hex_dbl_echo
int_rx_hex_dbl_echo(void);
Read int as hex and echo: USART0
FBF8
rx_hex_word_echo
int_rx_hex_word_echo(void);
Read int reversed as hex and echo: USART0
FBFA
autobaud
void autobaud(void);
Set USART0 baud rate after CR(3) received
FBFC
putspace1
void putspace1(void);
Output 1 space to USART0
FBFE
putcr
void putcr(void);
Output CR, LF to USART0
(1) CADDR must be set prior to using these routines.
(2) MWS register (SFR 8Fh) defines Data Memory or Program Memory write.
(3) SFR registers CKCON and TCON must be initialized: CKCON = 0x10 and TCON = 0x00.
36
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Serial Flash Programming Mode
Serial Flash Programming mode (SFPM) is used to
download Program and Data Memory into the onboard
Flash Memory on the MSC120x. It is initiated by holding
the P1.0/PROG pin low during the reset cycle, as shown
in Figure 23. After the reset cycle, the host can
communicate with the MSC120x through USART0. Refer
to application note SBAA076 (www.ti.com) for serial
programming commands and protocol.
In SFPM, the MSC120x uses the internal oscillator in low
frequency mode (that is, the external clock is disabled).
The internal oscillator frequency is affected by the power
supply voltage and device temperature. Therefore, in
order to avoid losing communication during programming,
it is important to have a stable power supply and
temperature environment during serial communication.
The recommended baud rate range for SFPM is 2400 to
19200. If communication errors occur, decreasing the
baud rate may improve communication performance.
Also note that in SFPM, the Brownout Detect circuit is
disabled and AVDD must be > 2.0V.
INTERRUPTS
The MSC120x use a three-priority interrupt system. As
shown in Table 6, each interrupt source has an
independent priority bit, flag, interrupt vector, and enable
(except that nine interrupts share the Auxiliary Interrupt,
AI, at the highest priority). In addition, interrupts can be
globally enabled or disabled. The interrupt structure is
compatible with the original 8051 family. All of the standard
interrupts are available.
MSC120x
Reset Circuit (or VDD)
RST
AVDD
P1.0/PROG
DVDD
P3.1 TXD
Serial
Port 0
P3.0 RXD
RS232
Transceiver
Host PC
or
Serial Terminal
NOTE: Serial programming is selected when P1.0/PROG is low at reset.
Figure 23. Serial Flash Programming Mode
37
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 6. Interrupt Summary
INTERRUPT
ADDR
NUM
PRIORITY
FLAG
ENABLE
PRIORITY
CONTROL
AVDD Low Voltage Detect
33h
6
High
0
ALVDIP (AIPOL.1)(1)
EALV (AIE.1)(1)
N/A
Count (SPI/I2C)
33h
6
0
CNTIP (AIPOL.2)(1)
ECNT (AIE.2)(1)
N/A
I2C Start/Stop
33h
6
0
I2CIP (AIPOL.3)(1)
EI2C (AIE.3)(1)
N/A
INTERRUPT/EVENT
MSECIP
(AIPOL.4)(1)
Milliseconds Timer
33h
6
0
ADC
33h
6
0
ADCIP (AIPOL.5)(1)
EADC (AIE.5)(1)
N/A
Summation Register
33h
6
0
SUMIP (AIPOL.6)(1)
ESUM (AIE.6)(1)
N/A
(AIPOL.7)(1)
(AIE.7)(1)
SECIP
EMSEC
(AIE.4)(1)
ESEC
N/A
Seconds Timer
33h
6
0
External Interrupt 0
03h
0
1
IE0 (TCON.1)(2)
EX0 (IE.0)(4)
PX0 (IP.0)
N/A
Timer 0 Overflow
0Bh
1
2
TF0 (TCON.5)(3)
ET0 (IE.1)(4)
PT0 (IP.1)
(TCON.3)(2)
EX1 (IE.2)(4)
PX1 (IP.2)
External Interrupt 1
13h
2
3
IE1
Timer 1 Overflow
1Bh
3
4
TF1 (TCON.7)(3)
ET1 (IE.3)(4)
PT1 (IP.3)
Serial Port 0
23h
4
5
RI_0 (SCON0.0)
TI_0 (SCON0.1)
ES0 (IE.4)(4)
PS0 (IP.4)
External Interrupt 2
43h
8
6
IE2 (EXIF.4)
EX2 (EIE.0)(4)
PX2 (EIP.0)
External Interrupt 3
4Bh
9
7
IE3 (EXIF.5)
EX3 (EIE.1)(4)
PX3 (EIP.1)
External Interrupt 4
53h
10
8
IE4 (EXIF.6)
EX4 (EIE.2)(4)
PX4 (EIP.2)
(EIE.3)(4)
External Interrupt 5
5Bh
11
9
IE5 (EXIF.7)
Watchdog
63h
12
10
Low
WDTI (EICON.3)
EX5
EWDI (EIE.4)(4)
PX5 (EIP.3)
PWDI (EIP.4)
(1) These interrupts set the AI flag (EICON.4) and are enabled by EAI (EICON.5).
(2) If edge-triggered, cleared automatically by hardware when the service routine is vectored to. If level-triggered, the flag follows the state of the pin.
(3) Cleared automatically by hardware when interrupt vector occurs.
(4) Globally enabled by EA (IE.7).
38
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Hardware Configuration Register 0 (HCR0)
CADDR 3Fh
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
EPMA
PML
RSL
EBR
EWDR
1
DFSEL1
DFSEL0
NOTE: HCR0 is programmable only in SFPM, but can be read in UAM using the faddr_data_read Boot ROM routine.
EPMA
bit 7
Enable Program Memory Access (Security Bit).
0: After reset in programming modes, Flash Memory can only be accessed in UAM until a mass erase is done.
1: Fully Accessible (default)
PML
bit 6
Program Memory Lock (PML has priority over RSL).
0: Enable read and write for Program Memory in UAM.
1: Enable Read-Only mode for Program Memory in UAM (default).
RSL
bit 5
Reset Sector Lock. The reset sector can be used to provide another method of Flash Memory programming, which
allows Program Memory updates without changing the jumpers for in-circuit code updates or program development.
The code in this boot sector would then provide the monitor and programming routines with the ability to jump into
the main Flash code when programming is finished.
0: Enable Reset Sector Writing
1: Enable Read-Only mode for reset sector (4kB) (default). Same effect as PML for the MSC120xY2.
EBR
bit 4
Enable Boot ROM. Boot ROM is 1kB of code located in ROM, not to be confused with the 4kB Boot Sector located
in Flash Memory.
0: Disable Internal Boot ROM
1: Enable Internal Boot ROM (default)
EWDR
bit 3
Enable Watchdog Reset.
0: Disable Watchdog Reset
1: Enable Watchdog Reset (default)
DFSEL1−0 Data Flash Memory Size (see Table 3).
bits 1−0
00: 4kB Data Flash Memory (MSC120xY3 only)
01: 2kB Data Flash Memory
10: 1kB Data Flash Memory
11: No Data Flash Memory (default)
39
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Hardware Configuration Register 1 (HCR1)
CADDR 3Eh
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
DBSEL3
DBSEL2
DBSEL1
DBSEL0
1
DDB
1
1
NOTE: HCR1 is programmable only in SFPM, but can be read in UAM using the faddr_data_read Boot ROM routine.
DBSEL3−0 Digital Supply Brownout Level Select. The values listed are nominal. The actual value will vary depending on
device clock frequency and supply voltage. For high clock frequencies, the variation could be on the order of 10%
below the nominal value.
bits 7−4
0000: 4.6V
0001: 4.2V
0010: 3.8V
0011: 3.6V
0100: 3.3V
0101: 3.1V
0110: 2.9V
0111: 2.7V
1000: 2.6V
1001: Reserved
1010: Reserved
1011: Reserved
1100: Reserved
1101: Reserved
1110: Reserved
1111: Reserved
DDB
bit 2
40
Disable Digital Brownout Detection.
0: Enable Digital Brownout Detection
1: Disable Digital Brownout Detection (default)
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Hardware Configuration Register 2 (HCR2)
CADDR 3Dh
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
0
0
0
0
0
CLKSEL2
CLKSEL1
CLKSEL0
NOTE: HCR2 is programmable only in SFPM, but can be read in UAM using the faddr_data_read Boot ROM routine.
CLKSEL2−1 Clock Select.
bits 2−0
000: Reserved
001: Reserved
010: Reserved
011: External Clock Mode
100: PLL High-Frequency (HF) Mode
101: PLL Low-Frequency (LF) Mode
110: Internal Oscillator High-Frequency (HF) Mode
111: Internal Oscillator Low-Frequency (LF) Mode
NOTE: Clock status can be verified reading PLLH in UAM.
Configuration Memory Programming
Hardware Configuration Memory can be changed only in Serial Flash Programming mode (SFPM).
41
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 7. Special Function Registers
ADDRESS
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RESET VALUE
80h
81h
SP
07h
82h
DPL0
00h
83h
DPH0
00h
84h
DPL1
00h
85h
DPH1
86h
DPS
0
0
0
0
0
0
0
SEL
00h
87h
PCON
SMOD
0
1
1
GF1
GF0
STOP
IDLE
30h
88h
TCON
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
00h
00h
TMOD
89h
−−−−−−−−−−−−−−− Timer 1 −−−−−−−−−−−−−−−
GATE
C/T
M1
M0
−−−−−−−−−−−−−−− Timer 0 −−−−−−−−−−−−−−−
GATE
C/T
M1
M0
00h
8Ah
TL0
00h
8Bh
TL1
00h
8Ch
TH0
00h
8Dh
TH1
00h
8Eh
CKCON
0
0
0
T1M
T0M
MD2
MD1
MD0
01h
8Fh
MWS
0
0
0
0
0
0
0
MXWS
00h
P1
P1.7
INT5
P1.6
INT4
P1.5
INT3
P1.4
INT2/SS
P1.3
DIN
P1.2
DOUT
P1.1
P1.0
PROG
FFh
EXIF
IE5
IE4
IE3
IE2
1
0
0
0
08h
90h
91h
92h
93h
CADDR
00h
94h
CDATA
00h
95h
96h
97h
98h
SCON0
99h
SBUF0
9Ah
SPICON
I2CCON
9Bh
SPIDATA
I2CDATA
SM0_0
SM1_0
SM2_0
REN_0
TB8_0
RB8_0
TI_0
RI_0
00h
00h
SBIT3
SBIT3
SBIT2
SBIT2
SBIT1
SBIT1
SBIT0
SBIT0
ORDER
STOP
CPHA
START
ESS
DCS
CPOL
CNTSEL
00h
00h
9Ch
9Dh
9Eh
9Fh
A0h
A1h
A2h
A3h
A4h
AIPOL
SECIP
SUMIP
ADCIP
MSECIP
I2CIP
CNTIP
ALVDIP
0
00h
A5h
PAI
0
0
0
0
PAI3
PAI2
PAI1
PAI0
00h
A6h
AIE
ESEC
ESUM
EADC
EMSEC
EI2C
ECNT
EALV
0
00h
A7h
AISTAT
SEC
SUM
ADC
MSEC
I2C
CNT
ALVD
0
00h
A8h
IE
EA
0
0
ES0
ET1
EX1
ET0
EX0
00h
A9h
42
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 7. Special Function Registers (continued)
ADDRESS
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RESET VALUE
AEh
P1DDRL
P13H
P13L
P12H
P12L
P11H
P11L
P10H
P10L
00h
AFh
P1DDRH
P17H
P17L
P16H
P16L
P15H
P15L
P14H
P14L
00h
P3
P3.7
P3.6
SCK/SCL/CLKS
P3.5
T1
P3.4
T0
P3.3
INT1
P3.2
INT0
P3.1
TXD0
P3.0
RXD0
FFh
AAh
ABh
ACh
ADh
B0h
B1h
B2h
B3h
P3DDRL
P33H
P33L
P32H
P32L
P31H
P31L
P30H
P30L
00h
B4h
P3DDRH
P37H
P37L
P36H
P36L
P35H
P35L
P34H
P34L
00h
B5h
IDAC
00h
B6h
B7h
B8h
IP
1
0
0
PS0
PT1
PX1
PT0
PX0
80h
EWUWDT
EWUEX1
EWUEX0
00h
B9h
BAh
BBh
BCh
BDh
BEh
BFh
C0h
C1h
C2h
C3h
C4h
C5h
C6h
EWU
C7h
SYSCLK
0
0
DIVMOD1
DIVMOD0
0
DIV2
DIV1
DIV0
00h
D0h
PSW
CY
AC
F0
RS1
RS0
OV
F1
P
00h
D1h
OCL
LSB
00h
D2h
OCM
D3h
OCH
D4h
GCL
D5h
GCM
D6h
GCH
C8h
C9h
CAh
CBh
CCh
CDh
CEh
CFh
00h
MSB
00h
LSB
5Ah
ECh
MSB
5Fh
43
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 7. Special Function Registers (continued)
ADDRESS
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RESET VALUE
D7h
ADMUX
INP3
INP2
INP1
INP0
INN3
INN2
INN1
INN0
01h
D8h
EICON
0
1
EAI
AI
WDTI
0
0
0
40h
D9h
ADRESL(1)
LSB(1)
00h
DAh
ADRESM(1)
MSB(1)
00h
DBh
ADRESH(1)
MSB(1)
00h
DCh
ADCON0
BOD
EVREF
VREFH
EBUF
PGA2
PGA1
PGA0
DDh
ADCON1
OF_UF
POL
SM1
SM0
—
CAL2
CAL1
CAL0
00h
DEh
ADCON2
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
1Bh
DFh
ADCON3
0
0
0
0
0
DR10
DR9
DR8
06h
E0h
ACC
ACC.7
ACC.6
ACC.5
ACC.4
ACC.3
ACC.2
ACC.1
ACC.0
00h
E1h
SSCON
SSCON1
SSCON0
SCNT2
SCNT1
SCNT0
SHF2
SHF1
SHF0
00h
E2h
SUMR0
LSB
00h
E3h
SUMR1
E4h
SUMR2
E5h
SUMR3
E6h
ODAC
E7h
LVDCON
ALVDIS
0
0
0
ALVD3
ALVD2
ALVD1
ALVD0
8Fh
E8h
EIE
1
1
1
EWDI
EX5
EX4
EX3
EX2
E0h
E9h
HWPC0
0
0
0
0
0
0
DEVICE
MEMORY
EAh
HWPC1
0
0
1
0
0
0
0
0
EBh
HWVER
30h
00h
00h
MSB
00h
00h
0000_00xxb
20h
ECh
EDh
EEh
FMCON
0
PGERA
0
FRCM
0
BUSY
SPM
FPM
02h
EFh
FTCON
FER3
FER2
FER1
FER0
FWR3
FWR2
FWR1
FWR0
A5h
F0h
B
F1h
PDCON
PDICLK
PDIDAC
PDI2C
0
PDADC
PDWDT
PDST
PDSPI
6Fh
F2h
PASEL
PSEN4
PSEN3
PSEN2
PSEN1
PSEN0
0
0
0
00h
F4h
PLLL
PLL7
PLL6
PLL5
PLL4
PLL3
PLL2
PLL1
PLL0
xxh(2)
F5h
PLLH
CKSTAT2
CKSTAT1
CKSTAT0
PLLLOCK
0
0
PLL9
PLL8
xxh(2)
F6h
ACLK
0
FREQ6
FREQ5
FREQ4
FREQ3
FREQ2
FREQ1
FREQ0
03h
F7h
SRST
0
0
0
0
0
0
0
RSTREQ
00h
F8h
EIP
1
1
1
PWDI
PX5
PX4
PX3
PX2
E0h
F9h
SECINT
WRT
SECINT6
SECINT5
SECINT4
SECINT3
SECINT2
SECINT1
SECINT0
7Fh
FAh
MSINT
WRT
MSINT6
MSINT5
MSINT4
MSINT3
MSINT2
MSINT1
MSINT0
7Fh
FBh
USEC
0
0
FREQ5
FREQ4
FREQ3
FREQ2
FREQ1
FREQ0
03h
FCh
MSECL
MSECL7
MSECL6
MSECL5
MSECL4
MSECL3
MSECL2
MSECL1
MSECL0
9Fh
FDh
MSECH
MSECH7
MSECH6
MSECH5
MSECH4
MSECH3
MSECH2
MSECH1
MSECH0
0Fh
FEh
HMSEC
HMSEC7
HMSEC6
HMSEC5
HMSEC4
HMSEC3
HMSEC2
HMSEC1
HMSEC0
63h
FFh
WDTCON
EWDT
DWDT
RWDT
WDCNT4
WDCNT3
WDCNT2
WDCNT1
WDCNT0
00h
00h
F3h
(1) For the MSC1200/01, the ADC result is contained in ADRESH, ADRESM, and ADRESL. For the MSC1202, the ADC result is contained in
ADRESM and ADRESL (that is, shifted right one byte) and the MSB is sign-extended (Bipolar mode) or zero-padded (Unipolar mode) in
ADRESH. Therefore, when migrating between the MSC1200/01 and MSC1202, the ADC result calculation must be adjusted accordingly. For
all devices, the ADC interrupt is cleared by reading ADRESL.
(2) Dependent on active clock mode.
44
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 8. Special Function Register Cross Reference
SFR
TIMER
COUNTERS
FUNCTIONS
CPU
SP
81h
Stack Pointer
X
DPL0
82h
Data Pointer Low 0
X
DPH0
83h
Data Pointer High 0
X
DPL1
84h
Data Pointer Low 1
X
DPH1
85h
Data Pointer High 1
X
DPS
86h
Data Pointer Select
X
PCON
87h
Power Control
TCON
88h
Timer/Counter Control
X
X
TMOD
89h
Timer Mode Control
X
X
TL0
8Ah
Timer0 LSB
X
TL1
8Bh
Timer1 LSB
X
TH0
8Ch
Timer0 MSB
X
TH1
8Dh
Timer1 MSB
X
CKCON
8Eh
Clock Control
MWS
8Fh
Memory Write Select
P1
90h
Port 1
EXIF
91h
External Interrupt Flag
CADDR
93h
Configuration Address
CDATA
94h
Configuration Data
SCON0
98h
Serial Port 0 Control
X
SBUF0
99h
Serial Data Buffer 0
X
SPI Control
X
I2C Control
X
SPI Data
X
I2CCON
9Ah
SPIDATA
I2CDATA
9Bh
PORTS
POWER
AND
CLOCKS
ADDRESS
SPICON
INTERRUPTS
SERIAL
COMM.
FLASH
MEMORY
ADC
DACS
X
X
X
X
X
X
X
X
X
I2C Data
X
AIPOL
A4h
Auxiliary Interrupt Poll
X
X
X
X
X
PAI
A5h
Pending Auxiliary Interrupt
X
X
X
X
X
AIE
A6h
Auxiliary Interrupt Enable
X
X
X
X
X
AISTAT
A7h
Auxiliary Interrupt Status
X
X
X
X
X
IE
A8h
Interrupt Enable
X
P1DDRL
AEh
Port 1 Data Direction Low
X
P1DDRH
AFh
Port 1 Data Direction High
X
P3
B0h
Port 3
X
P3DDRL
B3h
Port 3 Data Direction Low
X
P3DDRH
B4h
Port 3 Data Direction High
X
IDAC
B5h
Current DAC
IP
B8h
Interrupt Priority
X
EWU
C6h
Enable Wake Up
X
SYSCLK
C7h
System Clock Divider
PSW
D0h
Program Status Word
OCL
D1h
ADC Offset Calibration Low Byte
X
OCM
D2h
ADC Offset Calibration Mid Byte
X
OCH
D3h
ADC Offset Calibration High Byte
X
GCL
D4h
ADC Gain Calibration Low Byte
X
GCM
D5h
ADC Gain Calibration Mid Byte
X
GCH
D6h
ADC Gain Calibration High Byte
X
ADMUX
D7h
ADC Input Multiplexer
EICON
D8h
Enable Interrupt Control
X
X
X
X
X
X
X
X
X
X
X
X
X
45
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Table 8. Special Function Register Cross Reference (continued)
SFR
ADDRESS
FUNCTIONS
CPU
INTERRUPTS
PORTS
SERIAL
COMM.
POWER
AND
CLOCKS
TIMER
COUNTERS
FLASH
MEMORY
ADC
DACS
ADRESL
D9h
ADC Results Low Byte
X
ADRESM
DAh
ADC Results Middle Byte
X
ADRESH
DBh
ADC Results High Byte
X
ADCON0
DCh
ADC Control 0
X
ADCON1
DDh
ADC Control 1
X
ADCON2
DEh
ADC Control 2
X
ADCON3
DFh
ADC Control 3
ACC
E0h
Accumulator
X
SSCON
E1h
Summation/Shifter Control
X
X
SUMR0
E2h
Summation 0
X
X
SUMR1
E3h
Summation 1
X
X
SUMR2
E4h
Summation 2
X
X
SUMR3
E5h
Summation 3
X
X
ODAC
E6h
Offset DAC
LVDCON
E7h
Low Voltage Detect Control
EIE
E8h
Extended Interrupt Enable
HWPC0
E9h
Hardware Product Code 0
X
HWPC1
EAh
Hardware Product Code 1
X
HWVER
EBh
Hardware Version
X
FMCON
EEh
Flash Memory Control
X
FTCON
EFh
Flash Memory Timing Control
X
B
F0h
Second Accumulator
PDCON
F1h
Power Down Control
PASEL
F2h
PSEN/ALE Select
PLLL
F4h
Phase Lock Loop Low
X
PLLH
F5h
Phase Lock Loop High
X
ACLK
F6h
Analog Clock
SRST
F7h
System Reset
EIP
F8h
Extended Interrupt Priority
X
SECINT
F9h
Seconds Interrupt
X
X
MSINT
FAh
Milliseconds Interrupt
X
X
USEC
FBh
One Microsecond
X
X
MSECL
FCh
One Millisecond Low
X
X
MSECH
FDh
One Millisecond High
X
X
HMSEC
FEh
One Hundred Millisecond
WDTCON
FFh
Watchdog Timer
HCR0
3Fh
Hardware Configuration Reg. 0
HCR1
3Eh
Hardware Configuration Reg. 1
X
HCR2
3Dh
Hardware Configuration Reg. 2
X
46
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Stack Pointer (SP)
SFR 81h
SP.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
SP.7
SP.6
SP.5
SP.4
SP.3
SP.2
SP.1
SP.0
07h
Stack Pointer. The stack pointer identifies the location where the stack will begin. The stack pointer is incremented before
every PUSH or CALL operation and decremented after each POP or RET/RETI. This register defaults to 07h after reset.
Data Pointer Low 0 (DPL0)
SFR 82h
DPL0.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
DPL0.7
DPL0.6
DPL0.5
DPL0.4
DPL0.3
DPL0.2
DPL0.1
DPL0.0
00h
Data Pointer Low 0. This register is the low byte of the standard 8051 16-bit data pointer. DPL0 and DPH0 are used
to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86h).
Data Pointer High 0 (DPH0)
SFR 83h
DPH0.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
DPH0.7
DPH0.6
DPH0.5
DPH0.4
DPH0.3
DPH0.2
DPH0.1
DPH0.0
00h
Data Pointer High 0. This register is the high byte of the standard 8051 16-bit data pointer. DPL0 and DPH0 are used
to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86h).
Data Pointer Low 1 (DPL1)
SFR 84h
DPL1.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
DPL1.7
DPL1.6
DPL1.5
DPL1.4
DPL1.3
DPL1.2
DPL1.1
DPL1.0
00h
Data Pointer Low 1. This register is the low byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0)
(SFR 86h) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.
Data Pointer High 1 (DPH1)
SFR 85h
DPH1.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
DPH1.7
DPH1.6
DPH1.5
DPH1.4
DPH1.3
DPH1.2
DPH1.1
DPH1.0
00h
Data Pointer High. This register is the high byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0)
(SFR 86h) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.
Data Pointer Select (DPS)
SFR 86h
SEL
bit 0
7
6
5
4
3
2
1
0
Reset Value
0
0
0
0
0
0
0
SEL
00h
Data Pointer Select. This bit selects the active data pointer.
0: Instructions that use the DPTR will use DPL0 and DPH0.
1: Instructions that use the DPTR will use DPL1 and DPH1.
47
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Power Control (PCON)
SFR 87h
7
6
5
4
3
2
1
0
Reset Value
SMOD
0
1
1
GF1
GF0
STOP
IDLE
30h
SMOD
bit 7
Serial Port 0 Baud Rate Doubler Enable. The serial baud rate doubling function for Serial Port 0.
0: Serial Port 0 baud rate will be a standard baud rate.
1: Serial Port 0 baud rate will be double that defined by baud rate generation equation.
GF1
bit 3
General-Purpose User Flag 1. This is a general-purpose flag for software control.
GF0
bit 2
General-Purpose User Flag 0. This is a general-purpose flag for software control.
STOP
bit 1
Stop Mode Select. Setting this bit halts the internal oscillator and blocks external clocks. This bit always reads as 0.
Exit with RESET. In this mode, internal peripherals are frozen and I/O pins are held in their current state. The ADC is
frozen, but IDAC and VREF remain active.
IDLE
bit 0
Idle Mode Select. Setting this bit freezes the CPU, Timer 0 and 1, and the USART; other peripherals remain active.
This bit will always be read as a 0. Exit with AIE (A6h) and EWU (C6h) interrupts (refer to Figure 6 for clocks affected
during Idle mode).
Timer/Counter Control (TCON)
SFR 88h
7
6
5
4
3
2
1
0
Reset Value
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
00h
TF1
bit 7
Timer 1 Overflow Flag. This bit indicates when Timer 1 overflows its maximum count as defined by the current mode.
This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.
0: No Timer 1 overflow has been detected.
1: Timer 1 has overflowed its maximum count.
TR1
bit 6
Timer 1 Run Control. This bit enables/disables the operation of Timer 1. Halting this timer preserves the current
count in TH1, TL1.
0: Timer is halted.
1: Timer is enabled.
TF0
bit 5
Timer 0 Overflow Flag. This bit indicates when Timer 0 overflows its maximum count as defined by the current mode.
This bit can be cleared by software and is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.
0: No Timer 0 overflow has been detected.
1: Timer 0 has overflowed its maximum count.
TR0
bit 4
Timer 0 Run Control. This bit enables/disables the operation of Timer 0. Halting this timer preserves the current
count in TH0, TL0.
0: Timer is halted.
1: Timer is enabled.
IE1
bit 3
Interrupt 1 Edge Detect. This bit is set when an edge/level of the type defined by IT1 is detected. If IT1 = 1, this bit
will remain set until cleared in software or the start of the External Interrupt 1 service routine. If IT1 = 0, this bit will inversely
reflect the state of the INT1 pin.
IT1
bit 2
Interrupt 1 Type Select. This bit selects whether the INT1 pin will detect edge- or level-triggered interrupts.
0: INT1 is level-triggered.
1: INT1 is edge-triggered.
IE0
bit 1
Interrupt 0 Edge Detect. This bit is set when an edge/level of the type defined by IT0 is detected. If IT0 = 1, this bit
will remain set until cleared in software or the start of the External Interrupt 0 service routine. If IT0 = 0, this bit will inversely
reflect the state of the INT0 pin.
IT0
bit 0
Interrupt 0 Type Select. This bit selects whether the INT0 pin will detect edge- or level-triggered interrupts.
0: INT0 is level-triggered.
1: INT0 is edge-triggered.
48
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Timer Mode Control (TMOD)
7
SFR 89h
6
5
4
3
2
TIMER 1
GATE
C/T
1
0
M1
M0
TIMER 0
M1
M0
GATE
C/T
GATE
bit 7
Timer 1 Gate Control. This bit enables/disables the ability of Timer 1 to increment.
0: Timer 1 will clock when TR1 = 1, regardless of the state of pin INT1.
1: Timer 1 will clock only when TR1 = 1 and pin INT1 = 1.
C/T
bit 6
Timer 1 Counter/Timer Select.
0: Timer is incremented by internal clocks.
1: Timer is incremented by pulses on T1 pin when TR1 (TCON.6, SFR 88h) is 1.
M1, M0
bits 5−4
Timer 1 Mode Select. These bits select the operating mode of Timer 1.
M1
M0
0
0
Mode 0: 8-bit counter with 5-bit prescale.
0
1
Mode 1: 16 bits.
1
0
Mode 2: 8-bit counter with auto reload.
1
1
Mode 3: Timer 1 is halted, but holds its count.
Reset Value
00h
MODE
GATE
bit 3
Timer 0 Gate Control. This bit enables/disables the ability of Timer 0 to increment.
0: Timer 0 will clock when TR0 = 1, regardless of the state of pin INT0 (software control).
1: Timer 0 will clock only when TR0 = 1 and pin INT0 = 1 (hardware control).
C/T
bit 2
Timer 0 Counter/Timer Select.
0: Timer is incremented by internal clocks.
1: Timer is incremented by pulses on pin T0 when TR0 (TCON.4, SFR 88h) is 1.
M1, M0
bits 1−0
Timer 0 Mode Select. These bits select the operating mode of Timer 0.
M1
M0
0
0
MODE
Mode 0: 8-bit counter with 5-bit prescale.
0
1
Mode 1: 16 bits.
1
0
Mode 2: 8-bit counter with auto reload.
1
1
Mode 3: Two 8-bit counters.
Timer 0 LSB (TL0)
SFR 8Ah
TL0.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
TL0.7
TL0.6
TL0.5
TL0.4
TL0.3
TL0.2
TL0.1
TL0.0
00h
Timer 0 LSB. This register contains the least significant byte of Timer 0.
Timer 1 LSB (TL1)
SFR 8Bh
TL1.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
TL1.7
TL1.6
TL1.5
TL1.4
TL1.3
TL1.2
TL1.1
TL1.0
00h
Timer 1 LSB. This register contains the least significant byte of Timer 1.
49
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Timer 0 MSB (TH0)
SFR 8Ch
TH0.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
TH0.7
TH0.6
TH0.5
TH0.4
TH0.3
TH0.2
TH0.1
TH0.0
00h
Timer 0 MSB. This register contains the most significant byte of Timer 0.
Timer 1 MSB (TH1)
SFR 8Dh
TH1.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
TH1.7
TH1.6
TH1.5
TH1.4
TH1.3
TH1.2
TH1.1
TH1.0
00h
Timer 1 MSB. This register contains the most significant byte of Timer 1.
Clock Control (CKCON)
SFR 8Eh
7
6
5
4
3
2
1
0
Reset Value
0
0
0
T1M
T0M
MD2
MD1
MD0
01h
T1M
bit 4
Timer 1 Clock Select. This bit controls the division of the system clock that drives Timer 1. Clearing this bit to 0
maintains 8051 compatibility. This bit has no effect on instruction cycle timing.
0: Timer 1 uses a divide-by-12 of the crystal frequency.
1: Timer 1 uses a divide-by-4 of the crystal frequency.
T0M
bit 3
Timer 0 Clock Select. This bit controls the division of the system clock that drives Timer 0. Clearing this bit to 0
maintains 8051 compatibility. This bit has no effect on instruction cycle timing.
0: Timer 0 uses a divide-by-12 of the crystal frequency.
1: Timer 0 uses a divide-by-4 of the crystal frequency.
MD2, MD1, MD0
bits 2−0
Stretch MOVX Select. These bits select the time by which external MOVX cycles are to be stretched in the
standard 8051 core. Since the MSC120x does not allow external memory access, these bits should be set to
000b to allow for the fastest Flash Data Memory access.
Memory Write Select (MWS)
SFR 8Fh
MXWS
bit 0
50
7
6
5
4
3
2
1
0
Reset Value
0
0
0
0
0
0
0
MXWS
00h
MOVX Write Select. This allows writing to the internal Flash Program Memory.
0: No writes are allowed to the internal Flash Program Memory.
1: Writing is allowed to the internal Flash Program Memory, unless PML or RSL (HCR0, CADDR 3Fh) are set.
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Port 1 (P1)
SFR 90h
7
6
5
4
3
2
1
0
Reset Value
P1.7
INT5
P1.6
INT4
P1.5
INT3
P1.4
INT2/SS
P1.3
DIN
P1.2
DOUT
P1.1
P1.0
PROG
FFh
P1.7−0
bits 7−0
General-Purpose I/O Port 1. This register functions as a general-purpose I/O port. In addition, all the pins have an
alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 1
latch bit must contain a logic ‘1’ before the pin can be used in its alternate function capacity. To use the alternate
function, set the appropriate mode in P1DDRL (SFR AEh), P1DDRH (SFR AFh).
INT5
bit 7
External Interrupt 5. A falling edge on this pin will cause an external interrupt 5 if enabled.
INT4
bit 6
External Interrupt 4. A rising edge on this pin will cause an external interrupt 4 if enabled.
INT3
bit 5
External Interrupt 3. A falling edge on this pin will cause an external interrupt 3 if enabled.
INT2/SS
bit 4
External Interrupt 2. A rising edge on this pin will cause an external interrupt 2 if enabled. This pin can be used as
slave select (SS) in SPI slave mode.
DIN
bit 3
Serial Data In. This pin receives serial data in SPI and I2C modes (in I2C mode, this pin should be configured as an
input) or standard 8051.
DOUT
bit 2
Serial Data Out. This pin transmits serial data in SPI and I2C modes (in I2C mode, this pin should be configured as
an open drain) or standard 8051.
PROG
bit 0
Program Mode. When this pin is pulled low at power-up, the device enters Serial Programming mode (refer to
Figure 2).
External Interrupt Flag (EXIF)
SFR 91h
7
6
5
4
3
2
1
0
Reset Value
IE5
IE4
IE3
IE2
1
0
0
0
08h
IE5
bit 7
External Interrupt 5 Flag. This bit will be set when a falling edge is detected on INT5. This bit must be cleared
manually by software. Setting this bit in software will cause an interrupt if enabled.
IE4
bit 6
External Interrupt 4 Flag. This bit will be set when a rising edge is detected on INT4. This bit must be cleared
manually by software. Setting this bit in software will cause an interrupt if enabled.
IE3
bit 5
External Interrupt 3 Flag. This bit will be set when a falling edge is detected on INT3. This bit must be cleared
manually by software. Setting this bit in software will cause an interrupt if enabled.
IE2
bit 4
External Interrupt 2 Flag. This bit will be set when a rising edge is detected on INT2. This bit must be cleared
manually by software. Setting this bit in software will cause an interrupt if enabled.
51
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Configuration Address (CADDR) (write-only)
7
6
5
4
3
2
1
0
SFR 93h
CADDR
bits 7−0
Reset Value
00h
Configuration Address. This register supplies the address for reading bytes in the 128 bytes of Flash Configuration
Memory. It is recommended that faddr_data_read be used when accessing Configuration memory.This register is
also used as the address for the sfr_read and sfr_write routines, so it must be set prior to their use.
CAUTION: If this register is written to while executing from Flash Memory, the CDATA register will be incorrect.
Configuration Data (CDATA) (read-only)
7
6
5
4
3
2
1
0
SFR 94h
CDATA
bits 7−0
Reset Value
00h
Configuration Data. This register will contain the data in the 128 bytes of Flash Configuration Memory that
is located at the last written address in the CADDR register. This is a read-only register.
Serial Port 0 Control (SCON0)
SFR 98h
SM0−2
bits 7−5
7
6
5
4
3
2
1
0
Reset Value
SM0_0
SM1_0
SM2_0
REN_0
TB8_0
RB8_0
TI_0
RI_0
00h
Serial Port 0 Mode. These bits control the mode of serial Port 0. Modes 1, 2, and 3 have 1 start and 1 stop bit in
addition to the 8 or 9 data bits.
MODE
SM0
SM1
SM2
0
0
0
0
FUNCTION
Synchronous
LENGTH
8 bits
PERIOD
0
0
0
1
Synchronous
8 bits
1
0
1
0
Asynchronous
10 bits
1
0
1
1
Asynchronous−Valid Stop Required(2)
10 bits
2
1
0
0
Asynchronous
11 bits
2
1
0
1
Asynchronous with Multiprocessor Communication
11 bits
3
1
1
0
Asynchronous
11 bits
Timer 1 Baud Rate Equation
3
1
1
1
Asynchronous with Multiprocessor Communication(3)
11 bits
Timer 1 Baud Rate Equation
12 pCLK(1)
4 pCLK(1)
Timer 1 Baud Rate Equation
Timer 1 Baud Rate Equation
64 pCLK(1) (SMOD = 0)
32 pCLK(1) (SMOD = 1)
64 pCLK(1) (SMOD = 0)
32 pCLK(1) (SMOD = 1)
(1) pCLK will be equal to tCLK, except that pCLK will stop for Idle mode.
(2) RI_0 will only be activated when a valid STOP is received.
(3) RI_0 will not be activated if bit 9 = 0.
REN_0
bit 4
Receive Enable. This bit enables/disables the serial Port 0 received shift register.
0: Serial Port 0 reception disabled.
1: Serial Port 0 received enabled (modes 1, 2, and 3). Initiate synchronous reception (mode 0).
TB8_0
bit 3
9th Transmission Bit State. This bit defines the state of the 9th transmission bit in serial Port 0 modes 2 and 3.
RB8_0
bit 2
9th Received Bit State. This bit identifies the state of the 9th reception bit of received data in serial Port 0 modes
2 and 3. In serial port mode 1, when SM2_0 = 0, RB8_0 is the state of the stop bit. RB8_0 is not used in mode 0.
TI_0
bit 1
Transmitter Interrupt Flag. This bit indicates that data in the serial Port 0 buffer has been completely shifted out. In serial
port mode 0, TI_0 is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit.
This bit must be manually cleared by software.
RI_0
bit 0
Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 0 buffer. In serial
port mode 0, RI_0 is set at the end of the 8th bit. In serial port mode 1, RI_0 is set after the last sample of the incoming
stop bit subject to the state of SM2_0. In modes 2 and 3, RI_0 is set after the last sample of RB8_0. This bit must
be manually cleared by software.
52
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Serial Data Buffer 0 (SBUF0)
7
6
5
4
3
2
1
0
SFR 99h
SBUF0
bits 7−0
Reset Value
00h
Serial Data Buffer 0. Data for Serial Port 0 is read from or written to this location. The serial transmit and receive
buffers are separate registers, but both are addressed at this location.
SPI Control (SPICON)
SFR 9Ah
SBIT3−0
bits 7−4
7
6
5
4
3
2
1
0
Reset Value
SBIT3
SBIT2
SBIT1
SBIT0
ORDER
CPHA
ESS
CPOL
00h
Serial Bit Count. Number of bits transferred (read-only).
SBIT3:0
COUNT
0x00
0
0x01
1
0x03
2
0x02
3
0x06
4
0x07
5
0x05
6
0x04
7
0x0C
8
ORDER
bit 3
Set Bit Order for Transmit and Receive.
0: Most significant bits first
1: Least significant bBits first
CPHA
bit 2
Serial Clock Phase Control.
0: Valid data starting from half SCK period before the first edge of SCK
1: Valid data starting from the first edge of SCK
ESS
bit 1
Enable Slave Select.
0: SS (P1.4) is configured as a general-purpose I/O (default).
1: SS (P1.4) is configured as SS for SPI mode. DOUT (P1.2) drives when SS is low, and DOUT (P1.2) is
high-impedance when SS is high.
CPOL
bit 0
Serial Clock Polarity.
0: SCK idle at logic low
1: SCK idle at logic high
53
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
I2C Control (I2CCON)
SFR 9Ah
SBIT3−0
bits 7−4
7
6
5
4
3
2
1
0
Reset Value
SBIT3
SBIT2
SBIT1
SBIT0
STOP
START
DCS
CNTSEL
00h
Serial Bit Count. Number of bits transferred (read-only).
SBIT3:0
COUNT
0x00
0
0x01
1
0x03
2
0x02
3
0x06
4
0x07
5
0x05
6
0x04
7
0x0C
8
STOP
bit 3
Stop-Bit Status.
0: No stop
1: Stop condition received and I2C (bit 3, SFR A7h) set (cleared on write to I2CDATA)
START
bit 2
Start-Bit Status.
0: No stop
1: Start or repeated start condition received and I2C (bit 3, SFR A7h) set (cleared on write to I2CDATA)
DCS
bit 1
Disable Serial Clock Stretch.
0: Enable SCL stretch (cleared by firmware or START condition)
1: Disable SCL stretch
CNTSEL
bit 0
Counter Select.
0: Counter IRQ set for bit counter = 8 (default)
1: Counter IRQ set for bit counter = 1
SPI Data (SPIDATA) / I2C Data (I2CDATA)
7
6
5
4
3
2
1
0
SFR 9Bh
Reset Value
00h
SPIDATA
bits 7−0
SPI Data. Data for SPI is read from or written to this location. The SPI transmit and receive buffers are
separate registers, but both are addressed at this location. Read to clear the receive interrupt and write to clear the
transmit interrupt.
I2CDATA
bits 7−0
I2C Data. Data for I2C is read from or written to this location. The I2C transmit and receive buffers are
separate registers, but both are addressed at this location.
54
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Auxiliary Interrupt Poll (AIPOL)
SFR A4h
7
6
5
4
3
2
1
0
Reset Value
SECIP
SUMIP
ADCIP
MSECIP
I2CIP
CNTIP
ALVDIP
0
00h
Interrupts are enabled by EICON.4 (SFR D8h). The other interrupts are controlled by the IE and EIE registers.
SECIP
bit 7
Second System Timer Interrupt Poll (before IRQ masking).
0 = Second system timer interrupt poll inactive
1 = Second system timer interrupt poll active
SUMIP
bit 6
Summation Interrupt Poll (before IRQ masking).
0 = Summation interrupt poll inactive
1 = Summation interrupt poll active
ADCIP
bit 5
ADC Interrupt Poll (before IRQ masking).
0 = ADC interrupt poll inactive
1 = ADC interrupt poll active
MSECIP
bit 4
Millisecond System Timer Interrupt Poll (before IRQ masking).
0 = Millisecond system timer interrupt poll inactive
1 = Millisecond system timer interrupt poll active
I2CIP
bit 3
I2C Start/Stop Interrupt Poll (before IRQ masking).
0 = I2C start/stop interrupt poll inactive
1 = I2C start/stop interrupt poll active
CNTIP
bit 2
Serial Bit Count Interrupt Poll (before IRQ masking).
0 = Serial bit count interrupt poll inactive
1 = Serial bit count interrupt poll active
ALVDIP
bit 1
Analog Low Voltage Detect Interrupt Poll (before IRQ masking).
0 = Analog low voltage detect interrupt poll inactive (AVDD > ALVD threshold; ALVD threshold set in LVDCON, E7h)
1 = Analog low voltage detect interrupt poll active (AVDD < ALVD threshold; ALVD threshold set in LVDCON, E7h)
Pending Auxiliary Interrupt (PAI)
SFR A5h
PAI
bits 3−0
7
6
5
4
3
2
1
0
Reset Value
0
0
0
0
PAI3
PAI2
PAI1
PAI0
00h
Pending Auxiliary Interrupt Register. The results of this register can be used as an index to vector to the
appropriate interrupt routine. All of these interrupts vector through address 0033h.
PAI3
PAI2
PAI1
PAI0
0
0
0
0
AUXILIARY INTERRUPT STATUS
No Pending Auxiliary IRQ.
0
0
0
1
Reserved.
0
0
1
0
0
0
1
1
Analog Low Voltage Detect IRQ and Possible Lower Priority Pending.
I2C IRQ and Possible Lower Priority Pending.
0
1
0
0
Serial Bit Count Interrupt and Possible Lower Priority Pending.
0
1
0
1
Millisecond System Timer IRQ and Possible Lower Priority Pending.
0
1
1
0
ADC IRQ and Possible Lower Priority Pending.
0
1
1
1
Summation IRQ and Possible Lower Priority Pending.
1
0
0
0
Second System Timer IRQ.
55
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Auxiliary Interrupt Enable (AIE)
SFR A6h
7
6
5
4
3
2
1
0
Reset Value
ESEC
ESUM
EADC
EMSEC
EI2C
ECNT
EALV
0
00h
Interrupts are enabled by EICON.4 (SFR D8h). The other interrupts are controlled by the IE and EIE registers.
ESEC
bit 7
Enable Second System Timer Interrupt (lowest priority auxiliary interrupt).
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: Second Timer Interrupt mask.
ESUM
bit 6
Enable Summation Interrupt.
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: Summation Interrupt mask.
EADC
bit 5
Enable ADC Interrupt.
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: ADC Interrupt mask.
EMSEC
bit 4
Enable Millisecond System Timer Interrupt.
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: Millisecond System Timer Interrupt mask.
EI2C
bit 3
Enable I2C Start/Stop Bit.
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: I2C Start/Stop Bit mask.
ECNT
bit 2
Enable Serial Bit Count Interrupt.
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: Serial Bit Count Interrupt mask.
EALV
bit 1
Enable Analog Low Voltage Interrupt.
Write: Set mask bit for this interrupt; 0 = masked, 1 = enabled.
Read: Analog Low Voltage Detect Interrupt mask.
56
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Auxiliary Interrupt Status (AISTAT)
SFR A7h
7
6
5
4
3
2
1
0
Reset Value
SEC
SUM
ADC
MSEC
I2C
CNT
ALVD
0
00h
SEC
bit 7
Second System Timer Interrupt Status Flag (lowest priority AI).
0: SEC interrupt cleared or masked.
1: SEC Interrupt active (it is cleared by reading SECINT, SFR F9h).
SUM
bit 6
Summation Register Interrupt Status Flag.
0: SUM interrupt cleared or masked.
1: SUM interrupt active (it is cleared by reading the lowest byte of SUMR0, SFR E2h).
ADC
bit 5
ADC Interrupt Status Flag.
0: ADC interrupt cleared or masked.
1: ADC interrupt active (it is cleared by reading the lowest byte of ADRESL, SFR D9h; if active, no new data will be
written to the ADC Results registers).
MSEC
bit 4
Millisecond System Timer Interrupt Status Flag.
0: MSEC interrupt cleared or masked.
1: MSEC interrupt active (it is cleared by reading MSINT, SFR FAh).
I2C
bit 3
I2C Start/Stop Interrupt Status Flag.
0: I2C start/stop interrupt cleared or masked.
1: I2C start/stop interrupt active (it is cleared by writing to I2CDATA, SFR 9Bh).
CNT
bit 2
CNT Interrupt Status Flag.
0: CNT Interrupt cleared or masked.
1: CNT Interrupt active (it is cleared by reading from or writing to SPIDATA/I2CDATA, SFR 9Bh).
ALVD
bit 1
Analog Low Voltage Detect Interrupt Status Flag.
0: ALVD Interrupt cleared or masked.
1: ALVD Interrupt active (cleared in hardware if AVDD exceeds ALVD threshold).
NOTE: If an interrupt is masked, the status can be read in AIPOL (SFR A4h).
57
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Interrupt Enable (IE)
SFR A8h
7
6
5
4
3
2
1
0
Reset Value
EA
0
0
ES0
ET1
EX1
ET0
EX0
00h
EA
bit 7
Global Interrupt Enable. This bit controls the global masking of all interrupts except those in AIE (SFR A6h).
0: Disable interrupt sources. This bit overrides individual interrupt mask settings for this register.
1: Enable all individual interrupt masks. Individual interrupts in this register will occur if enabled.
ES0
bit 4
Enable Serial Port 0 Interrupt. This bit controls the masking of the serial Port 0 interrupt.
0: Disable all serial Port 0 interrupts.
1: Enable interrupt requests generated by the RI_0 (SCON0.0, SFR 98h) or TI_0 (SCON0.1, SFR 98h) flags.
ET1
bit 3
Enable Timer 1 Interrupt. This bit controls the masking of the Timer 1 interrupt.
0: Disable Timer 1 interrupt.
1: Enable interrupt requests generated by the TF1 flag (TCON.7, SFR 88h).
EX1
bit 2
Enable External Interrupt 1. This bit controls the masking of external interrupt 1.
0: Disable external interrupt 1.
1: Enable interrupt requests generated by the INT1 pin.
ET0
bit 1
Enable Timer 0 Interrupt. This bit controls the masking of the Timer 0 interrupt.
0: Disable all Timer 0 interrupts.
1: Enable interrupt requests generated by the TF0 flag (TCON.5, SFR 88h).
EX0
bit 0
Enable External Interrupt 0. This bit controls the masking of external interrupt 0.
0: Disable external interrupt 0.
1: Enable interrupt requests generated by the INT0 pin.
58
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Port 1 Data Direction Low (P1DDRL)
SFR AEh
P1.3
bits 7−6
P1.2
bits 5−4
P1.1
bits 3−2
P1.0
bits 1−0
7
6
5
4
3
2
1
0
Reset Value
P13H
P13L
P12H
P12L
P11H
P11L
P10H
P10L
00h
Port 1 bit 3 control.
P13H
P13L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 1 bit 2 control.
P12H
P12L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 1 bit 1 control.
P11H
P11L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 1 bit 0 control.
P10H
P10L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
59
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Port 1 Data Direction High (P1DDRH)
SFR AFh
P1.7
bits 7−6
P1.6
bits 5−4
P1.5
bits 3−2
P1.4
bits 1−0
60
7
6
5
4
3
2
1
0
Reset Value
P17H
P17L
P16H
P16L
P15H
P15L
P14H
P14L
00h
Port 1 bit 7 control.
P17H
P17L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 1 bit 6 control.
P16H
P16L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 1 bit 5 control.
P15H
P15L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 1 bit 4 control.
P14H
P14L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Port 3 (P3)
SFR B0h
P3.7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
P3.7
P3.6
SCK/SCL/CLKS
P3.5
T1
P3.4
T0
P3.3
INT1
P3.2
INT0
P3.1
TXD0
P3.0
RXD0
FFh
General-Purpose I/O Port 3. This register functions as a general-purpose I/O port. In addition, all the pins have an
alternative function listed below. Each of the functions is controlled by several other SFRs. The associated Port 3
latch bit must contain a logic ‘1’ before the pin can be used in its alternate function capacity.
SCK/SCL/CLKS Clock Source Select. Refer to PASEL (SFR F2h).
bit 6
T1
bit 5
Timer/Counter 1 External Input. A 1 to 0 transition on this pin will increment Timer 1.
T0
bit 4
Timer/Counter 0 External Input. A 1 to 0 transition on this pin will increment Timer 0.
INT1
bit 3
External Interrupt 1. A falling edge/low level on this pin will cause an external interrupt 1 if enabled.
INT0
bit 2
External Interrupt 0. A falling edge/low level on this pin will cause an external interrupt 0 if enabled.
TXD0
bit 1
Serial Port 0 Transmit. This pin transmits the serial Port 0 data in serial port modes 1, 2, 3, and emits the
synchronizing clock in serial port mode 0.
RXD0
bit 0
Serial Port 0 Receive. This pin receives the serial Port 0 data in serial port modes 1, 2, 3, and is a bidirectional data
transfer pin in serial port mode 0.
61
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Port 3 Data Direction Low (P3DDRL)
SFR B3h
P3.3
bits 7−6
P3.2
bits 5−4
P3.1
bits 3−2
P3.0
bits 1−0
62
7
6
5
4
3
2
1
0
Reset Value
P33H
P33L
P32H
P32L
P31H
P31L
P30H
P30L
00h
Port 3 bit 3 control.
P33H
P33L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 3 bit 2 control.
P32H
P32L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 3 bit 1 control.
P31H
P31L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 3 bit 0 control.
P30H
P30L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Port 3 Data Direction High (P3DDRH)
SFR B4h
P3.7
bits 7−6
7
6
5
4
3
2
1
0
Reset Value
P37H
P37L
P36H
P36L
P35H
P35L
P34H
P34L
00h
Port 3 bit 7 control.
P37H
P37L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
NOTE: Port 3.7 also controlled by EA and Memory Access Control HCR1.1.
P3.6
bits 5−4
Port 3 bit 6 control.
P36H
P36L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
NOTE: Port 3.6 also controlled by EA and Memory Access Control HCR1.1.
P3.5
bits 3−2
P3.4
bits 1−0
Port 3 bit 5 control.
P35H
P35L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
Port 3 bit 4 control.
P34H
P34L
0
0
Standard 8051
0
1
CMOS Output
1
0
Open Drain Output
1
1
Input
63
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
IDAC
7
SFR B5h
IDAC
bits 7−0
6
5
4
3
2
1
MSB
0
Reset Value
LSB
00h
Current DAC.
IDACOUT = IDAC • 3.9µA (∼1mA full-scale). Setting (PDCON.PDIDAC) will shut down IDAC and float the IDAC pin.
Interrupt Priority (IP)
SFR B8h
7
6
5
4
3
2
1
0
Reset Value
1
0
0
PS0
PT1
PX1
PT0
PX0
80h
PS0
bit 4
Serial Port 0 Interrupt. This bit controls the priority of the serial Port 0 interrupt.
0 = Serial Port 0 priority is determined by the natural priority order.
1 = Serial Port 0 is a high-priority interrupt.
PT1
bit 3
Timer 1 Interrupt. This bit controls the priority of the Timer 1 interrupt.
0 = Timer 1 priority is determined by the natural priority order.
1 = Timer 1 priority is a high-priority interrupt.
PX1
bit 2
External Interrupt 1. This bit controls the priority of external interrupt 1.
0 = External interrupt 1 priority is determined by the natural priority order.
1 = External interrupt 1 is a high-priority interrupt.
PT0
bit 1
Timer 0 Interrupt. This bit controls the priority of the Timer 0 interrupt.
0 = Timer 0 priority is determined by the natural priority order.
1 = Timer 0 priority is a high-priority interrupt.
PX0
bit 0
External Interrupt 0. This bit controls the priority of external interrupt 0.
0 = External interrupt 0 priority is determined by the natural priority order.
1 = External interrupt 0 is a high-priority interrupt.
Enable Wake Up (EWU) (Waking Up from Idle Mode)
SFR C6h
7
6
5
4
3
2
1
0
Reset Value
—
—
—
—
—
EWUWDT
EWUEX1
EWUEX0
00h
Auxiliary interrupts will wake up from Idle mode. They are enabled with EAI (EICON.5).
EWUWDT
bit 2
Enable Wake Up Watchdog Timer. Wake using watchdog timer interrupt.
0 = Do not wake up on watchdog timer interrupt.
1 = Wake up on watchdog timer interrupt.
EWUEX1
bit 1
Enable Wake Up External 1. Wake using external interrupt source 1.
0 = Do not wake up on external interrupt source 1.
1 = Wake up on external interrupt source 1.
EWUEX0
bit 0
Enable Wake Up External 0. Wake using external interrupt source 0.
0 = Do not wake up on external interrupt source 0.
1 = Wake up on external interrupt source 0.
64
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
System Clock Divider (SYSCLK)
SFR C7h
7
6
5
4
3
2
1
0
Reset Value
0
0
DIVMOD1
DIVMOD0
0
DIV2
DIV1
DIV0
00h
NOTE: Changing the SYSCLK registers affects all internal clocks, including the ADC clock.
DIVMOD1−0 Clock Divide Mode
bits 5−4
Write:
DIVMOD
DIVIDE MODE
00
Normal mode (default, no divide).
01
Immediate mode: start divide immediately; return to Normal mode on Idle mode wakeup condition, or by direct write to SFR.
10
Delay mode: same as Immediate mode, except that the mode changes with the millisecond interrupt (MSINT). If MSINT is
enabled, the divide will start on the next MSINT and return to normal mode on the following MSINT. If MSINT is not enabled,
the divide will start on the next MSINT condition (even if masked) but will not leave the divide mode until the MSINT counter
overflows, which follows a wakeup condition. Can exit by directly writing to SFR.
11
Manual mode: start divide immediately; exit mode only by directly writing to SFR. Same as immediate mode, but cannot
return to Normal mode on Idle mode wakeup condition; only by directly writing to SFR.
Read:
DIVMOD
DIV2−0
bit 2−0
DIVIDE MODE STATUS
00
No divide
01
Divider is in Immediate mode
10
Divider is in Delay mode
11
Manual mode
Divide Mode
DIV
DIVISOR
fCLK FREQUENCY
000
Divide by 2 (default)
fCLK = fSYS/2
001
Divide by 4
fCLK = fSYS/4
010
Divide by 8
fCLK = fSYS/8
011
Divide by 16
fCLK = fSYS/16
100
Divide by 32
fCLK = fSYS/32
101
Divide by 1024
fCLK = fSYS/1024
110
Divide by 2048
fCLK = fSYS/2048
111
Divide by 4096
fCLK = fSYS/4096
65
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Program Status Word (PSW)
SFR D0h
7
6
5
4
3
2
1
0
Reset Value
CY
AC
F0
RS1
RS0
OV
F1
P
00h
CY
bit 7
Carry Flag. This bit is set when the last arithmetic operation resulted in a carry (during addition) or a borrow (during
subtraction). Otherwise, it is cleared to ‘0’ by all arithmetic operations.
AC
bit 6
Auxiliary Carry Flag. This bit is set to ‘1’ if the last arithmetic operation resulted in a carry into (during addition), or
a borrow (during subtraction) from the high order nibble. Otherwise, it is cleared to ‘0’ by all arithmetic operations.
F0
bit 5
User Flag 0. This is a bit-addressable, general-purpose flag for software control.
RS1, RS0
bits 4−3
Register Bank Select 1−0. These bits select which register bank is addressed during register accesses.
RS1
RS0
REGISTER BANK
ADDRESS
0
0
0
00h − 07h
0
1
1
08h − 0Fh
1
0
2
10h − 17h
1
1
3
18h − 1Fh
OV
bit 2
Overflow Flag. This bit is set to ‘1’ if the last arithmetic operation resulted in a carry (addition), borrow (subtraction),
or overflow (multiply or divide). Otherwise, it is cleared to ‘0’ by all arithmetic operations.
F1
bit 1
User Flag 1. This is a bit-addressable, general-purpose flag for software control.
P
bit 0
Parity Flag. This bit is set to ‘1’ if the modulo-2 sum of the 8 bits of the accumulator is 1 (odd parity), and cleared to
‘0’ on even parity.
66
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ADC Offset Calibration Low Byte (OCL)
7
6
5
4
3
2
1
SFR D1h
0
Reset Value
LSB
00h
All MSC120x devices support 24-bit calibration values.
OCL
bits 7−0
ADC Offset Calibration Low Byte. This is the low byte of the 24-bit word that contains the ADC offset
calibration. This value is written by the device after performing a calibration. This register is read/writable, so it can
be used for setting calibration values independent of the hardware-generated calibration values.
ADC Offset Calibration Middle Byte (OCM)
7
6
5
4
3
2
1
0
SFR D2h
Reset Value
00h
All MSC120x devices support 24-bit calibration values.
OCM
bits 7−0
ADC Offset Calibration Middle Byte. This is the middle byte of the 24-bit word that contains the ADC offset
calibration. This value is written by the device after performing a calibration. This register is read/writable, so it can
be used for setting calibration values independent of the hardware-generated calibration values.
ADC Offset Calibration High Byte (OCH)
7
SFR D3h
6
5
4
3
2
1
0
MSB
Reset Value
00h
All MSC120x devices support 24-bit calibration values.
OCH
bits 7−0
ADC Offset Calibration High Byte. This is the high byte of the 24-bit word that contains the ADC offset
calibration. This value is written by the device after performing a calibration. This register is read/writable, so it can
be used for setting calibration values independent of the hardware-generated calibration values.
ADC Gain Calibration Low Byte (GCL)
7
6
5
4
3
2
1
SFR D4h
0
Reset Value
LSB
5Ah
All MSC120x devices support 24-bit calibration values.
GCL
bits 7−0
ADC Gain Calibration Low Byte. This is the low byte of the 24-bit word that contains the ADC gain
calibration. This value is written by the device after performing a calibration. This register is read/writable, so it can
be used for setting calibration values independent of the hardware-generated calibration values.
ADC Gain Calibration Middle Byte (GCM)
7
6
5
SFR D5h
4
3
2
1
0
Reset Value
ECh
All MSC120x devices support 24-bit calibration values.
GCM
bits 7−0
ADC Gain Calibration Middle Byte. This is the middle byte of the 24-bit word that contains the ADC gain
calibration. This value is written by the device after performing a calibration. This register is read/writable, so it can
be used for setting calibration values independent of the hardware-generated calibration values.
67
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ADC Gain Calibration High Byte (GCH)
7
SFR D6h
6
5
4
3
2
1
0
MSB
Reset Value
5Fh
All MSC120x devices support 24-bit calibration values.
GCH
bits 7−0
ADC Gain Calibration High Byte. This is the high byte of the 24-bit word that contains the ADC gain
calibration. This value is written by the device after performing a calibration. This register is read/writable, so it can
be used for setting calibration values independent of the hardware-generated calibration values.
ADC Input Multiplexer (ADMUX)
SFR D7h
INP3−0
bits 7−4
INN3−0
bits 3−0
68
7
6
5
4
3
2
1
0
Reset Value
INP3
INP2
INP1
INP0
INN3
INN2
INN1
INN0
01h
Input Multiplexer Positive Input. This selects the positive signal input.
INP3
INP2
INP1
INP0
0
0
0
0
POSITIVE INPUT
AIN0 (default)
0
0
0
1
AIN1
0
0
1
0
AIN2
0
0
1
1
AIN3
0
1
0
0
AIN4
0
1
0
1
AIN5
0
1
1
0
AIN6 (MSC1200 only; for the MSC1201/02, this pin is internally tied to REFIN−)
0
1
1
1
AIN7 (MSC1200 only; for the MSC1201/02, this pin is internally tied to REFIN−)
1
0
0
0
AINCOM
1
1
1
1
Temperature Sensor (requires ADMUX = FFh)
Input Multiplexer Negative Input. This selects the negative signal input.
INN3
INN2
INN1
INN0
0
0
0
0
NEGATIVE INPUT
AIN0
0
0
0
1
AIN1 (default)
0
0
1
0
AIN2
0
0
1
1
AIN3
0
1
0
0
AIN4
0
1
0
1
AIN5
0
1
1
0
AIN6 (MSC1200 Only)
0
1
1
1
AIN7 (MSC1200 Only)
1
0
0
0
AINCOM
1
1
1
1
Temperature Sensor (requires ADMUX = FFh)
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Enable Interrupt Control (EICON)
SFR D8h
7
6
5
4
3
2
1
0
Reset Value
0
1
EAI
AI
WDTI
0
0
0
40h
EAI
bit 5
Enable Auxiliary Interrupt. The Auxiliary Interrupt accesses nine different interrupts which are masked and
identified by SFR registers PAI (SFR A5h), AIE (SFR A6h), and AISTAT (SFR A7h).
0 = Auxiliary Interrupt disabled (default).
1 = Auxiliary Interrupt enabled.
AI
bit 4
Auxiliary Interrupt Flag. AI must be cleared by software before exiting the interrupt service routine, after the source
of the interrupt is cleared. Otherwise, the interrupt occurs again. Setting AI in software generates an Auxiliary
Interrupt, if enabled.
0 = No Auxiliary Interrupt detected (default).
1 = Auxiliary Interrupt detected.
WDTI
bit 3
Watchdog Timer Interrupt Flag. WDTI must be cleared by software before exiting the interrupt service routine.
Otherwise, the interrupt occurs again. Setting WDTI in software generates a watchdog time interrupt, if enabled. The
Watchdog timer can generate an interrupt or reset. The interrupt is available only if the reset action is disabled in
HCR0.
0 = No Watchdog Timer Interrupt Detected (default).
1 = Watchdog Timer Interrupt Detected.
ADC Results Low Byte (ADRESL)
7
6
5
4
3
2
1
SFR D9h
ADRESL
bits 7−0
0
Reset Value
LSB
00h
ADC Results Low Byte. This is the low byte of the ADC results.
Reading from this register clears the ADC interrupt; however, AI in EICON (SFR D8) must also be cleared.
ADC Results Middle Byte (ADRESM)
7
6
5
4
3
2
1
0
SFR DAh
ADRESM
Reset Value
00h
ADC Results Middle Byte. This is the middle byte of the ADC results for the MSC1200/01 and the most significant
byte for the MSC1202.
bits 7−0
ADC Results High Byte (ADRESH)
7
SFR DBh
ADRESH
bits 7−0
MSB
6
5
4
3
2
1
0
Reset Value
00h
ADC Results High Byte. This is the high byte and most significant byte of the ADC results for the MSC1200/01.
This is a sign-extended (Bipolar mode) or zero-padded (Unipolar mode) byte for the MSC1202 (that is, all 0s for
positive ADC or unipolar results and all 1s for negative ADC results).
69
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ADC Control 0 (ADCON0)
SFR DCh
7
6
5
4
3
2
1
0
Reset Value
—
BOD
EVREF
VREFH
EBUF
PGA2
PGA1
PGA0
30h
BOD
bit 6
Burnout Detect. When enabled, this connects a positive current source to the positive channel and a negative
current source to the negative channel. If the channel is open circuit, then the ADC results will be full-scale (buffer
must be enabled).
0 = Burnout Current Sources Off (default).
1 = Burnout Current Sources On.
EVREF
bit 5
Enable Internal Voltage Reference. If an external voltage is used, the internal voltage reference should be disabled.
0 = Internal Voltage Reference Off for external reference.
1 = Internal Voltage Reference On (default). Note that in this mode, REFIN− must be connected to AGND.
VREFH
bit 4
Voltage Reference High Select. The internal voltage reference can be selected to be 2.5V or 1.25V.
0 = REFOUT/REF IN+ is 1.25V.
1 = REFOUT/REF IN+ is 2.5V (default).
EBUF
bit 3
Enable Buffer. Enables the input buffer to provide higher input impedance but limits the input voltage range and
dissipates more power.
0 = Buffer disabled (default).
1 = Buffer enabled. Input signal limited to AVDD − 1.5V.
PGA2−0
bits 2−0
Programmable Gain Amplifier. Sets the gain for the PGA from 1 to 128.
70
PGA2
PGA1
PGA0
GAIN
0
0
0
1 (default)
0
0
1
2
0
1
0
4
0
1
1
8
1
0
0
16
1
0
1
32
1
1
0
64
1
1
1
128
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ADC Control 1 (ADCON1)
SFR DDh
7
6
5
4
3
2
1
0
Reset Value
OF_UF
POL
SM1
SM0
—
CAL2
CAL1
CAL0
00h
OF_UF
bit 6
Overflow/Underflow. If this bit is set, the data in the Summation register is invalid; either an overflow or underflow
occurred. This bit is cleared by writing a ‘0’ to it.
POL
bit 6
Polarity. Polarity of the ADC result and Summation register.
0 = Bipolar.
1 = Unipolar.
DIGITAL OUTPUT
(ADRESH:ADRESM:ADRESL)
POL
ANALOG INPUT
+FSR
0
1
MSC1200
MSC1201
MSC1202(1)
7FFFFFh
007FFFh
ZERO
000000h
000000h
−FSR
800000h
FF8000h
+FSR
FFFFFFh
00FFFFh
ZERO
000000h
000000h
−FSR
000000h
000000h
(1) The MSC1202 ADC result is sign-extended into ADRESH.
SM1−0
bits 5−4
CAL2−0
bits 2−0
Settling Mode. Selects the type of filter or auto-select which defines the digital filter settling characteristics.
SM1
SM0
0
0
SETTLING MODE
Auto
0
1
1
0
Fast Settling Filter
Sinc2 Filter
1
1
Sinc3 Filter
Calibration Mode Control Bits. Writing to this register initiates calibration.
CAL2
CAL1
CAL0
CALIBRATION MODE
0
0
0
No Calibration (default)
0
0
1
Self-Calibration, Offset and Gain
0
1
0
Self-Calibration, Offset only
0
1
1
Self-Calibration, Gain only
1
0
0
System Calibration, Offset only (requires external signal)
1
0
1
System Calibration, Gain only (requires external signal)
1
1
0
Reserved
1
1
1
Reserved
NOTE: Read value—000b.
71
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
ADC Control 2 (ADCON2)
SFR DEh
DR7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
DR7
DR6
DR5
DR4
DR3
DR2
DR1
DR0
1Bh
Decimation Ratio LSB (refer to ADCON3, SFR DFh).
ADC Control 3 (ADCON3)
SFR DFh
7
6
5
4
3
2
1
0
Reset Value
—
—
—
—
—
DR10
DR9
DR8
06h
DR10−8
Decimation Ratio Most Significant 3 Bits.
bits 2−0
The ADC output data rate is:
fMOD
Decimation Ratio
where fMOD +
fCLK
(ACLK)1) @ 64
.
Accumulator (A or ACC)
SFR E0h
ACC.7−0
bits 7−0
72
7
6
5
4
3
2
1
0
Reset Value
ACC.7
ACC.6
ACC.5
ACC.4
ACC.3
ACC.2
ACC.1
ACC.0
00h
Accumulator. This register serves as the accumulator for arithmetic and logic operations.
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Summation/Shifter Control (SSCON)
SFR E1h
7
6
5
4
3
2
1
0
Reset Value
SSCON1
SSCON0
SCNT2
SCNT1
SCNT0
SHF2
SHF1
SHF0
00h
The Summation register is powered down when the ADC is powered down. If all zeroes are written to this register, the 32-bit
SUMR3−0 registers will be cleared. The Summation registers will do sign-extend if Bipolar Mode is selected in ADCON1.
SSCON1−0 Summation/Shift Count.
bits 7−6
SSCON1
SSCON0
SCNT2
SCNT1
SCNT0
SHF2
SHF1
SHF0
0
0
0
0
0
0
0
0
DESCRIPTION
Clear Summation Register
0
0
0
1
0
0
0
0
CPU Summation on Write to SUMR0 (sum count/shift ignored)
0
0
1
0
0
0
0
0
CPU Subtraction on Write to SUMR0 (sum count/shift ignored)
1
0
x
x
x
Note (1)
Note (1)
Note (1)
0
1
Note (1)
Note (1)
Note (1)
x
x
x
1
1
Note (1)
Note (1)
Note (1)
Note (1)
Note (1)
Note (1)
CPU Shift only
ADC Summation only
ADC Summation completes, then shift completes
(1) Refer to register bit definition.
SCNT2−0
bits 5−3
SHF2−0
bits 2−0
Summation Count. When the summation is complete an interrupt will be generated unless masked. Reading the
SUMR0 register clears the interrupt.
SCNT2
SCNT1
SCNT0
SUMMATION COUNT
0
0
0
2
0
0
1
4
0
1
0
8
0
1
1
16
1
0
0
32
1
0
1
64
1
1
0
128
1
1
1
256
Shift Count.
SHF2
SHF1
SHF0
SHIFT
DIVIDE
0
0
0
1
2
0
0
1
2
4
0
1
0
3
8
0
1
1
4
16
1
0
0
5
32
1
0
1
6
64
1
1
0
7
128
1
1
1
8
256
73
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Summation 0 (SUMR0)
7
6
5
4
3
2
1
SFR E2h
SUMR0
bits 7−0
0
Reset Value
LSB
00h
Summation 0. This is the least significant byte of the 32-bit summation register, or bits 0 to 7.
Write: Will cause values in SUMR3−0 to be added to the summation register.
Read: Will clear the Summation Interrupt.
Summation 1 (SUMR1)
7
6
5
4
3
2
1
0
SFR E3h
SUMR1
bits 7−0
Reset Value
00h
Summation 1. This is the most significant byte of the lowest 16 bits of the summation register, or bits 8−15.
Summation 2 (SUMR2)
7
6
5
4
3
2
1
0
SFR E4h
SUMR2
bits 7−0
Reset Value
00h
Summation 2. This is the most significant byte of the lowest 24 bits of the summation register, or bits 16−23.
Summation 3 (SUMR3)
7
SFR E5h
SUMR3
bits 7−0
6
5
4
3
2
1
0
MSB
Reset Value
00h
Summation 3. This is the most significant byte of the 32-bit summation register, or bits 24−31.
Offset DAC (ODAC)
7
6
5
4
SFR E6h
3
2
1
0
Reset Value
00h
ODAC
bits 7−0
Offset DAC. This register will shift the input by up to half of the ADC full-scale input range. The Offset DAC
value is summed into the ADC prior to conversion. Writing 00h or 80h to ODAC turns off the Offset DAC. The offset
DAC should be cleared prior to calibration, since the offset DAC analog output is applied directly to the ADC input.
bit 7
Offset DAC Sign Bit.
0 = Positive
1 = Negative
bit 6−0
Offset +
ǒ
Ǔ
*VREF
ODAC [6 : 0]
bit7
@
@ (*1)
127
2 @ PGA
NOTE: ODAC cannot be used to offset the analog inputs so that the buffer can be used for signals within 50mV of AGND.
74
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Low Voltage Detect Control (LVDCON)
SFR E7h
7
6
5
4
3
2
1
0
Reset Value
ALVDIS
0
0
0
ALVD3
ALVD2
ALVD1
ALVD0
8Fh
ALVDIS
bit 7
Analog Low Voltage Detect Disable.
0 = Enable Detection of Low Analog Supply Voltage (ALVD flag and interrupt are set when AVDD < ALVD threshold)
1 = Disable Detection of Low Analog Supply Voltage
ALVD3−0
bits 7−4
Analog Low Voltage Detect. Sets ALVD threshold.
0000: 4.6V
0001: 4.2V
0010: 3.8V
0011: 3.6V
0100: 3.3V
0101: 3.1V
0110: 2.9V
0111: 2.7V
1000: Reserved
1001: Reserved
1010: Reserved
1011: Reserved
1100: Reserved
1101: Reserved
1110: Reserved
1111: Reserved
Extended Interrupt Enable (EIE)
SFR E8h
7
6
5
4
3
2
1
0
Reset Value
1
1
1
EWDI
EX5
EX4
EX3
EX2
E0h
EWDI
bit 4
Enable Watchdog Interrupt. This bit enables/disables the watchdog interrupt. The Watchdog timer is enabled by
the WDTCON (SFR FFh) and PDCON (SFR F1h) registers.
0 = Disable the Watchdog Interrupt
1 = Enable Interrupt Request Generated by the Watchdog Timer
EX5
bit 3
External Interrupt 5 Enable. This bit enables/disables external interrupt 5.
0 = Disable External Interrupt 5
1 = Enable External Interrupt 5
EX4
bit 2
External Interrupt 4 Enable. This bit enables/disables external interrupt 4.
0 = Disable External Interrupt 4
1 = Enable External Interrupt 4
EX3
bit 1
External Interrupt 3 Enable. This bit enables/disables external interrupt 3.
0 = Disable External Interrupt 3
1 = Enable External Interrupt 3
EX2
bit 0
External Interrupt 2 Enable. This bit enables/disables external interrupt 2.
0 = Disable External Interrupt 2
1 = Enable External Interrupt 2
75
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Hardware Product Code 0 (HWPC0) (read-only)
SFR E9h
7
6
5
4
3
2
1
0
Reset Value
0
0
0
0
0
0
DEVICE
MEMORY
0000_00xxb
HWPC0.7−0 Hardware Product Code LSB. Read-only.
bits 7−0
DEVICE
MEMORY
MODEL
FLASH
MEMORY
0
0
MSC1200Y2, MSC1201Y2
4kB
0
1
MSC1200Y3, MSC1201Y3
8kB
1
0
MSC1202Y2
4kB
1
1
MSC1202Y3
8kB
Hardware Product Code 1 (HWPC1) (read-only)
SFR EAh
7
6
5
4
3
2
1
0
Reset Value
0
0
1
0
0
0
0
0
20h
4
3
2
1
0
Reset Value
HWPC1.7−0 Hardware Product Code MSB. Read-only.
bits 7−0
Hardware Version (HWVER)
7
SFR EBh
76
6
5
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Flash Memory Control (FMCON)
SFR EEh
7
6
5
4
3
2
1
0
Reset Value
0
PGERA
0
FRCM
0
BUSY
SPM
FPM
02h
PGERA
bit 6
Page Erase. Available in both user and program modes.
0 = Disable Page Erase Mode
1 = Enable Page Erase Mode (automatically set by page_erase Boot ROM routine)
FRCM
bit 4
Frequency Control Mode.
0 = Bypass (default)
1 = Use Delay Line. Recommended for saving power.
BUSY
bit 2
Write/Erase BUSY Signal.
0 = Idle or Available
1 = Busy
SPM
bit 1
Serial Programming Mode. Read-only.
0 = Indicates the device is not in serial programming mode.
1 = Indicates the device is in serial programming mode (if FPM also = 1).
FPM
bit 0
Flash Programming Mode. Read-only.
0 = Indicates the device is operating in UAM.
1 = Indicates the device is operating in programming mode.
Flash Memory Timing Control (FTCON)
SFR EFh
7
6
5
4
3
2
1
0
Reset Value
FER3
FER2
FER1
FER0
FWR3
FWR2
FWR1
FWR0
A5h
Refer to Flash Memory Characteristics.
FER3−0
bits 7−4
Set Erase. Flash Erase Time = (1 + FER) • (MSEC + 1) • tCLK. This can be broken into multiple, shorter erase times.
For more Information, see Application Report SBAA137, Incremental Flash Memory Page Erase, available for
download from www.ti.com.
Industrial temperature range: 11ms
Commercial temperature range: 5ms
FWR3−0
bits 3−0
Set Write. Set Flash Write Time = (1 + FWR) • (USEC + 1) • 5 • tCLK. Total writing time will be longer. For more
Information, see Application Report SBAA087, In-Application Flash Programming, available for download from
www.ti.com.
Range: 30µs to 40µs.
B Register (B)
7
6
5
4
3
2
1
SFR F0h
B.7−0
bits 7−0
0
Reset Value
00h
B Register. This register serves as a second accumulator for certain arithmetic operations.
77
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Power-Down Control (PDCON)
SFR F1h
7
6
5
4
3
2
1
0
Reset Value
PDICLK
PDIDAC
PDI2C
0
PDADC
PDWDT
PDST
PDSPI
6Fh
Turning peripheral modules off puts the MSC120x in the lowest power mode.
PDICLK
bit 7
Internal Clock Control.
0 = Internal Oscillator and PLL On (Internal Oscillator or PLL mode)
1 = Internal Oscillator and PLL Power Down (External Clock mode). Bit is not active on IOM or PLL mode.
PDIDAC
bit 6
IDAC Control.
0 = IDAC On
1 = IDAC Power Down (default)
PDI2C
bit 5
I2C Control.
0 = I2C On (only when PDSPI = 1)
1 = I2C Power Down (default)
PDADC
bit 3
ADC Control.
0 = ADC On
1 = ADC, VREF, and Summation registers are powered down (default).
PDWDT
bit 2
Watchdog Timer Control.
0 = Watchdog Timer On
1 = Watchdog Timer Power Down (default)
PDST
bit 1
System Timer Control.
0 = System Timer On
1 = System Timer Power Down (default)
PDSPI
bit 0
SPI System Control.
0 = SPI System On
1 = SPI System Power Down (default)
78
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
PSEN/ALE Select (PASEL)
SFR F2h
PSEN2−0
bits 7−3
7
6
5
4
3
2
1
0
Reset Value
PSEN4
PSEN3
PSEN2
PSEN1
PSEN0
0
0
0
00h
PSEN Mode Select. Defines the output on P3.6 in UAM or SFPM.
00000: General-purpose I/O (default)
00001: SYSCLK
00011: Internal PSEN (refer to Figure 5 for timing)
00101: Internal ALE (refer to Figure 5 for timing)
00111: fOSC (buffered XIN oscillator clock)
01001: Memory WR (MOVX write)
01011: T0 Out (overflow)(1)
01101: T1 Out (overflow)(1)
01111: fMOD(2)
10001: SYSCLK/2 (toggles on rising edge)(2)
10011: Internal PSEN/2(2)
10101: Internal ALE/2(2)
10111: fOSC(2)
11001: Memory WR/2 (MOVX write)(2)
11011: T0 Out/2 (overflow)(2)
11101: T1 Out/2 (overflow)(2)
11111: fMOD/2(2)
(1) One period of these signals equal to tCLK.
(2) Duty cycle is 50%.
Phase Lock Loop Low (PLLL)
SFR F4h
PLL7−0
bits 7−0
7
6
5
4
3
2
1
0
Reset Value
PLL7
PLL6
PLL5
PLL4
PLL3
PLL2
PLL1
PLL0
xxh
PLL Counter Value Least Significant Bit.
PLL Frequency = External Crystal Frequency • (PLL9:0 + 1).
79
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Phase Lock Loop High (PLLH)
SFR F5h
7
6
5
4
3
2
1
0
Reset Value
CLKSTAT2
CLKSTAT1
CLKSTAT0
PLLLOCK
0
0
PLL9
PLL8
xxh
CLKSTAT2−0 Active Clock Status (read-only). Derived from HCR2 setting; refer to Table 3.
bits 7−5
000: Reserved
001: Reserved
010: Reserved
011: External Clock Mode
100: PLL High-Frequency (HF) Mode (must read PLLLOCK to determine active clock status)
101: PLL Low-Frequency (LF) Mode (must read PLLLOCK to determine active clock status)
110: Internal Oscillator High-Frequency (HF) Mode
111: Internal Oscillator Low-Frequency (LF) Mode
PLLLOCK
bit 4
PLL Lock Status and Status Enable.
For Write (PLL Lock Status Enable):
0 = No Effect
1 = Enable PLL Lock Detection (must wait 20ms before PLLLOCK read status is valid).
For Read (PLL Lock Status):
0 = PLL Not Locked (PLL may be inactive; refer to Table 3 for active clock mode)
1 = PLL Locked (PLL is active clock).
PLL9−8
bits 1−0
PLL Counter Value Most Significant 2 Bits (refer to PLLL, SFR F4h).
Analog Clock (ACLK)
SFR F6h
FREQ6−0
bits 6−0
7
6
5
4
3
2
1
0
Reset Value
0
FREQ6
FREQ5
FREQ4
FREQ3
FREQ2
FREQ1
FREQ0
03h
Clock Frequency − 1. This value + 1 divides the system clock to create the ADC clock.
.
f CLK
fOSC
fACLK +
fMOD
ACLK ) 1
f ACLK
+
64
, where fCLK +
ADC Data Rate + fDATA +
SYSCLK divider
f MOD
Decimation Ratio
System Reset (SRST)
SFR F7h
RSTREQ
bit 0
80
7
6
5
4
3
2
1
0
Reset Value
0
0
0
0
0
0
0
RSTREQ
00h
Reset Request. Setting this bit to ‘1’ and then clearing to ‘0’ will generate a system reset.
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Extended Interrupt Priority (EIP)
SFR F8h
7
6
5
4
3
2
1
0
Reset Value
1
1
1
PWDI
PX5
PX4
PX3
PX2
E0h
PWDI
bit 4
Watchdog Interrupt Priority. This bit controls the priority of the watchdog interrupt.
0 = The watchdog interrupt is low priority.
1 = The watchdog interrupt is high priority.
PX5
bit 3
External Interrupt 5 Priority. This bit controls the priority of external interrupt 5.
0 = External interrupt 5 is low priority.
1 = External interrupt 5 is high priority.
PX4
bit 2
External Interrupt 4 Priority. This bit controls the priority of external interrupt 4.
0 = External interrupt 4 is low priority.
1 = External interrupt 4 is high priority.
PX3
bit 1
External Interrupt 3 Priority. This bit controls the priority of external interrupt 3.
0 = External interrupt 3 is low priority.
1 = External interrupt 3 is high priority.
PX2
bit 0
External Interrupt 2 Priority. This bit controls the priority of external interrupt 2.
0 = External interrupt 2 is low priority.
1 = External interrupt 2 is high priority.
Seconds Timer Interrupt (SECINT)
SFR F9h
7
6
5
4
3
2
1
0
Reset Value
WRT
SECINT6
SECINT5
SECINT4
SECINT3
SECINT2
SECINT1
SECINT0
7Fh
This system clock is divided by the value of the 16-bit register MSECH:MSECL. Then, that 1ms timer tick is divided by the
register HMSEC which provides the 100ms signal used by this seconds timer. Therefore, this seconds timer can generate
an interrupt which occurs from 100ms to 12.8 seconds. Reading this register will clear the Seconds Interrupt. This Interrupt
can be monitored in the AIE register.
WRT
bit 7
Write Control. Determines whether to write the value immediately or wait until the current count is finished.
Read = 0.
0 = Delay Write Operation. The SEC value is loaded when the current count expires.
1 = Write Immediately. The counter is loaded once the CPU completes the write operation.
SECINT6−0 Seconds Count. Normal operation would use 100ms as the clock interval.
bits 6−0
Seconds Interrupt = (1 + SEC) • (HMSEC + 1) • (MSEC + 1) • tCLK.
81
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Milliseconds TImer Interrupt (MSINT)
SFR FAh
7
6
5
4
3
2
1
0
Reset Value
WRT
MSINT6
MSINT5
MSINT4
MSINT3
MSINT2
MSINT1
MSINT0
7Fh
The clock used for this timer is the 1ms clock, which results from dividing the system clock by the values in registers
MSECH:MSECL. Reading this register is necessary for clearing the interrupt; however, AI in EICON (SFR D8h) must also
be cleared.
WRT
bit 7
Write Control. Determines whether to write the value immediately or wait until the current count is finished.
Read = 0.
0 = Delay Write Operation. The MSINT value is loaded when the current count expires.
1 = Write Immediately. The MSINT counter is loaded once the CPU completes the write operation.
MSINT6−0
bits 6−0
Milliseconds Count. Normal operation would use 1ms as the clock interval.
MS Interrupt Interval = (1 + MSINT) • (MSEC + 1) • tCLK
One Microsecond Timer (USEC)
SFR FBh
FREQ5−0
bits 5−0
7
6
5
4
3
2
1
0
Reset Value
0
0
FREQ5
FREQ4
FREQ3
FREQ2
FREQ1
FREQ0
03h
Clock Frequency − 1. This value + 1 divides the system clock to create a 1µs Clock.
USEC = CLK/(FREQ + 1). This clock is used to set Flash write time. See FTCON (SFR EFh).
One Millisecond TImer Low Byte (MSECL)
SFR FCh
7
6
5
4
3
2
1
0
Reset Value
MSECL7
MSECL6
MSECL5
MSECL4
MSECL3
MSECL2
MSECL1
MSECL0
9Fh
MSECL7−0 One Millisecond Timer Low Byte. This value in combination with the next register is used to create a 1ms clock.
bits 7−0
1ms = (MSECH • 256 + MSECL + 1) • tCLK. This clock is used to set Flash erase time. See FTCON (SFR EFh).
One Millisecond Timer High Byte (MSECH)
SFR FDh
7
6
5
4
3
2
1
0
Reset Value
MSECH7
MSECH6
MSECH5
MSECH4
MSECH3
MSECH2
MSECH1
MSECH0
0Fh
MSECH7−0 One Millisecond Timer High Byte. This value in combination with the previous register is used to create a 1ms clock.
bits 7−0
1ms = (MSECH • 256 + MSECL + 1) • tCLK.
One Hundred Millisecond Timer (HMSEC)
SFR FEh
WRT
7
6
5
4
3
2
1
0
Reset Value
HMSEC7
HMSEC6
HMSEC5
HMSEC4
HMSEC3
HMSEC2
HMSEC1
HMSEC0
63h
Write Control. Determines whether to write the value immediately or wait until the current count is finished.
Read = 0.
HMSEC7−0 One Hundred Millisecond Timer. This clock divides the 1ms clock to create a 100ms clock.
bits 7−0
100ms = (MSECH • 256 + MSECL + 1) • (HMSEC + 1) • tCLK.
82
# $
# $
# $$
www.ti.com
SBAS317E − APRIL 2004 − REVISED MAY 2006
Watchdog Timer (WDTCON)
SFR FFh
7
6
5
4
3
2
1
0
Reset Value
EWDT
DWDT
RWDT
WDCNT4
WDCNT3
WDCNT2
WDCNT1
WDCNT0
00h
EWDT
bit 7
Enable Watchdog (R/W).
Write 1/Write 0 sequence sets the Watchdog Enable Counting bit.
DWDT
bit 6
Disable Watchdog (R/W).
Write 1/Write 0 sequence clears the Watchdog Enable Counting bit.
RWDT
bit 5
Reset Watchdog (R/W).
Write 1/Write 0 sequence restarts the Watchdog Counter.
WDCNT4−0 Watchdog Count (R/W).
bits 4−0
Watchdog expires in (WDCNT + 1) • HMSEC to (WDCNT + 2) • HMSEC, if the sequence is not asserted. There is
an uncertainty of 1 count.
NOTE: If HCR0.3 (EWDR) is set and the watchdog timer expires, a system reset is generated. If HCR0.3 (EWDR) is
cleared and the watchdog timer expires, an interrupt is generated (see Table 6).
83
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
MSC1200Y2PFBT
LIFEBUY
TQFP
PFB
48
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
MSC1200Y2
MSC1200Y3PFBT
LIFEBUY
TQFP
PFB
48
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
MSC1200Y3
MSC1202Y2RHHT
ACTIVE
VQFN
RHH
36
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
MSC
1202Y2
Samples
MSC1202Y3RHHR
ACTIVE
VQFN
RHH
36
2500
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
MSC
1202Y3
Samples
MSC1202Y3RHHT
ACTIVE
VQFN
RHH
36
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
MSC
1202Y3
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
