Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
MSP430FR203x Mixed-Signal Microcontrollers
1 Device Overview
1.1
Features
1
• Embedded microcontroller
– 16-bit RISC architecture up to 16 MHz
– Wide supply voltage range from 3.6 V down to
1.8 V (minimum supply voltage is restricted by
SVS levels, see the SVS Specifications)
• Optimized low-power modes (at 3 V)
– Active: 126 µA/MHz
– Standby
– LPM3.5 with VLO: 0.4 µA
– Real-time clock (RTC) counter (LPM3.5 with
32768-Hz crystal): 0.77 µA
– Shutdown (LPM4.5): 15 nA
• Low-power ferroelectric RAM (FRAM)
– Up to 15.5KB of nonvolatile memory
– Built-in error correction code (ECC)
– Configurable write protection
– Unified memory of program, constants, and
storage
– 1015 write cycle endurance
– Radiation resistant and nonmagnetic
• Intelligent digital peripherals
– IR modulation logic
– Two 16-bit timers with three capture/compare
registers each (Timer_A3)
– One 16-bit counter-only RTC counter
– 16-bit cyclic redundancy check (CRC)
• Enhanced serial communications
– Enhanced USCI A (eUSCI_A) supports UART,
IrDA, and SPI
– Enhanced USCI B (eUSCI_B) supports SPI and
I2C
• High-performance analog
– 10-channel 10-bit analog-to-digital converter
(ADC)
– Internal 1.5-V reference
– Sample-and-hold 200 ksps
1.2
•
•
•
•
• Clock system (CS)
– On-chip 32-kHz RC oscillator (REFO)
– On-chip 16-MHz digitally controlled oscillator
(DCO) with frequency locked loop (FLL)
– ±1% accuracy with on-chip reference at room
temperature
– On-chip very low-frequency 10-kHz oscillator
(VLO)
– On-chip high-frequency modulation oscillator
clock (MODCLK)
– External 32-kHz crystal oscillator (XT1)
– Programmable MCLK prescalar of 1 to 128
– SMCLK derived from MCLK with programmable
prescalar of 1, 2, 4, or 8
• General input/output and pin functionality
– Total 60 I/Os on 64-pin package
– 16 interrupt pins (P1 and P2) can wake MCU
from LPMs
– All I/Os are capacitive touch I/Os
• Development tools and software
– Free professional development environments
• Family members (also see Device Comparison)
– MSP430FR2033: 15KB of program FRAM +
512B of information FRAM + 2KB of RAM
– MSP430FR2032: 8KB of program FRAM +
512B of information FRAM + 1KB of RAM
• Package options
– 64 pin: LQFP (PM)
– 56 pin: TSSOP (G56)
– 48 pin: TSSOP (G48)
Applications
Smoke or fire detectors
Glass breakage detectors
Industrial sensor management
System supervisor, low-power coprocessors
•
•
•
Temperature sensors or controllers
Data storage, data integration
Human machine interface (HMI) controllers
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
1.3
www.ti.com
Description
The TI MSP430™ family of low-power microcontrollers consists of several devices that feature different
sets of peripherals targeted for various applications. The architecture, combined with extensive low-power
modes, is optimized to achieve extended battery life in portable measurement applications. The device
features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to
maximum code efficiency. The DCO allows the device to wake up from low-power modes to active mode
in less than 10 µs.
For complete module descriptions, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.
Device Information (1)
PACKAGE
BODY SIZE (2)
MSP430FR2033IPM
LQFP (64)
10 mm × 10 mm
MSP430FR2033IG56
TSSOP (56)
14.0 mm × 6.1 mm
MSP430FR2033IG48
TSSOP (48)
12.5 mm × 6.1 mm
MSP430FR2032IPM
LQFP (64)
10 mm × 10 mm
MSP430FR2032IG56
TSSOP (56)
14.0 mm × 6.1 mm
MSP430FR2032IG48
TSSOP (48)
12.5 mm × 6.1 mm
PART NUMBER
(1)
(2)
2
For the most current part, package, and ordering information, see the Package Option Addendum in
Section 9, or see the TI website at www.ti.com.
The sizes shown here are approximations. For the package dimensions with tolerances, see the
Mechanical Data in Section 9.
Device Overview
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
1.4
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Functional Block Diagram
Figure 1-1 shows the functional block diagram.
XIN
XT1
DVCC
Power
Management
Module
DVSS
P1.x, P2.x
XOUT
P5.x, P6.x
P7.x, P8.x
Capacitive Touch I/O
ADC
FRAM
RAM
15KB+512B
8KB+512B
2KB
1KB
I/O Ports
P1, P2
2×8 IOs,
Interrupt
and Wakeup,
PA
1×16 IOs
Clock
System
Control
Up to 10
channels,
single ended,
10 bit,
200 ksps
SYS
CRC16
TA0
TA1
eUSCI_A0
16-bit
Cyclic
Redundancy
Check
Timer_A
3 CC
Registers
Timer_A
3 CC
Registers
(UART,
IrDA, SPI)
RST/NMI
P3.x, P4.x
I/O Ports
P3, P4
2×8 IOs
I/O Ports
P5, P6
2×8 IOs
PB
1×16 IOs
PC
1×16 IOs
eUSCI_B0
RTC
Counter
I/O Ports
P7, P8
1×8 IOs
1×4 IOs
PD
1×12 IOs
MAB
16-MHz CPU
with
16 registers
MDB
EEM
TCK
TMS
TDI/TCLK
TDO
SBWTCK
SBWTDIO
JTAG
SBW
•
•
•
•
•
Watchdog
(SPI, I2C)
16-bit
Real-Time
Clock
LPM3.5 Domain
Figure 1-1. Functional Block Diagram
The device has one main power pair of DVCC and DVSS that supplies both digital and analog
modules. Recommended bypass and decoupling capacitors are 4.7 µF to 10 µF and 0.1 µF,
respectively, with ±5% accuracy.
P1 and P2 feature the pin-interrupt function and can wake the MCU from LPM3.5.
Each Timer_A3 has three CC registers, but only the CCR1 and CCR2 are externally connected. CCR0
registers can only be used for internal period timing and interrupt generation.
In LPM3.5, the RTC counter can be functional while the remaining peripherals are off.
Not all I/Os are bonded in TSSOP-56 and TSSOP-48 packages (refer to Table 4-1). All I/Os can be
configured as Capacitive Touch I/Os.
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Device Overview
3
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table of Contents
1
2
3
Device Overview ......................................... 1
1.2
Applications ........................................... 1
6.1
CPU
1.3
Description ............................................ 2
6.2
Operating Modes .................................... 34
1.4
Detailed Description ................................... 34
.................................................
34
Functional Block Diagram ............................ 3
6.3
Interrupt Vector Addresses.......................... 35
6.4
Bootloader (BSL) .................................... 36
6.5
JTAG Standard Interface............................ 36
Related Products ..................................... 7
6.6
Spy-Bi-Wire Interface (SBW)........................ 37
Terminal Configuration and Functions .............. 8
6.7
FRAM................................................ 37
4.1
Pin Diagrams ......................................... 8
6.8
Memory Protection .................................. 37
4.2
Signal Descriptions .................................. 11
15
..........................................
...........................
6.11 Memory ..............................................
6.12 Identification .........................................
Applications, Implementation, and Layout........
7.1
Device Connection and Layout Fundamentals ......
15
7.2
.....................................
4.4
Connection of Unused Pins .........................
Specifications ...........................................
5.1
Absolute Maximum Ratings .........................
5.2
ESD Ratings ........................................
5.3
Recommended Operating Conditions ...............
Pin Multiplexing
5.4
14
14
15
15
Active Mode Supply Current Into VCC Excluding
External Current ..................................... 16
5.5
5.6
5.7
5.8
5.9
5.10
5.11
4
6
Revision History ......................................... 5
Device Comparison ..................................... 7
4.3
5
Timing and Switching Characteristics ............... 20
Features .............................................. 1
3.1
4
5.12
1.1
Active Mode Supply Current Per MHz ..............
Low-Power Mode LPM0 Supply Currents Into VCC
Excluding External Current..........................
Low-Power Mode LPM3 and LPM4 Supply Currents
(Into VCC) Excluding External Current ..............
Low-Power Mode LPMx.5 Supply Currents (Into
VCC) Excluding External Current ....................
Typical Characteristics, Low-Power Mode Supply
Currents .............................................
Typical Characteristics - Current Consumption Per
Module ..............................................
8
16
16
17
17
18
19
Thermal Characteristics ............................. 19
Table of Contents
7
9
6.9
Peripherals
38
6.10
Device Descriptors (TLV)
62
63
70
71
71
Peripheral- and Interface-Specific Design
Information .......................................... 74
Device and Documentation Support ............... 76
8.1
Getting Started ...................................... 76
8.2
Device Nomenclature ............................... 76
8.3
Tools and Sofware .................................. 77
8.4
Documentation Support ............................. 80
8.5
Related Links ........................................ 81
8.6
Community Resources .............................. 81
8.7
Trademarks.......................................... 81
8.8
Electrostatic Discharge Caution ..................... 82
8.9
Glossary ............................................. 82
Mechanical, Packaging, and Orderable
Information .............................................. 83
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
2 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from revision D to revision E
Changes from January 22, 2019 to December 9, 2019
•
•
•
•
•
•
•
•
•
Page
Changed the note that begins "Supply voltage changes faster than 0.2 V/µs can trigger a BOR reset..." in
Section 5.3, Recommended Operating Conditions .............................................................................
Added the note that begins "TI recommends that power to the DVCC pin must not exceed the limits..." in
Section 5.3, Recommended Operating Conditions .............................................................................
Changed the note that begins "A capacitor tolerance of ±20% or better is required..." in Section 5.3,
Recommended Operating Conditions ............................................................................................
Added the note "See MSP430 32-kHz Crystal Oscillators for details on crystal section, layout, and testing" to
Table 5-3, XT1 Crystal Oscillator (Low Frequency) ............................................................................
Changed the note that begins "Requires external capacitors at both terminals..." in Table 5-3, XT1 Crystal
Oscillator (Low Frequency) ........................................................................................................
Added the t(int) parameter in Table 5-8, Digital Inputs .........................................................................
Added the tTA,cap parameter in Table 5-10, Timer_A ............................................................................
Corrected the test conditions for the RI,MUX parameter in Table 5-17, ADC, Power Supply and Input Range
Conditions ............................................................................................................................
Added the note that begins "tSample = ln(2n+1) × τ ..." in Table 5-18, ADC, 10-Bit Timing Parameters....................
15
15
15
22
22
24
25
31
31
Changes from revision C to revision D
Changes from August 30, 2018 to January 21, 2019
•
•
•
•
•
•
•
•
•
•
•
•
•
Page
Throughout the document, changed Modulation Oscillator (MODOSC) to Modulation Oscillator Clock (MODCLK) .... 1
Added "or memory corruption" to note (1) in Section 5.1, Absolute Maximum Ratings ................................... 15
Added the note that begins "The VLO clock frequency is reduced by..." after Table 5-6, Internal Very-Low-Power
Low-Frequency Oscillator (VLO) ................................................................................................. 23
Added the tTA,cap parameter in Table 5-10, Timer_A ............................................................................ 25
Changed the parameter symbol from RI to RI,MUX in Table 5-17, ADC, Power Supply and Input Range Conditions .. 31
Added the RI,Misc parameter in Table 5-17, ADC, Power Supply and Input Range Conditions ........................... 31
Removed ADCDIV from the formula for the tCONVERT TYP value, because ADCCLK is after division, in Table 518, ADC, 10-Bit Timing Parameters .............................................................................................. 31
Added note (2) for RI calculation in Table 5-18, ADC, 10-Bit Timing Parameters .......................................... 31
Removed "±3°C" on both temperatures in the note that begins "The device descriptor structure contains..." in
Table 5-19, ADC, 10-Bit Linearity Parameters ................................................................................. 32
Add "10b" for ADCSSEL bit in Table 6-6, Clock Distribution .................................................................. 39
Added Figure 6-1, Clock Distribution Block Diagram ........................................................................... 39
Corrected the spelling of the IRDSSEL bit in the paragraph that begins "The IR functions are controlled by..." in
Section 6.9.8, Timers (Timer0_A3, Timer1_A3) ................................................................................. 44
Changed two instances of "ADC 1.5-V Reference Temperature" to "ADC 1.5-V Reference Temperature Sensor"
in Table 6-29, Device Descriptors ................................................................................................. 62
Changes from revision B to revision C
Changes from August 15, 2015 to August 29, 2018
•
•
•
•
•
•
•
Page
Updated Section 3.1, Related Products ........................................................................................... 7
Replaced all notes on Section 5.11, Thermal Characteristics ................................................................ 19
Added note to VSVSH- and VSVSH+ parameters in Table 5-1, PMM, SVS and BOR .......................................... 20
Added the tTA,cap parameter in Table 5-10, Timer_A ............................................................................ 25
Updated the link to the BSL user's guide in Section 6.4, Bootloader (BSL) ................................................. 36
Changed all instances of "bootstrap loader" to "bootloader" throughout document ........................................ 36
Corrected the ADCINCHx column heading in Table 6-12, ADC Channel Connections ................................... 45
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Revision History
5
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
•
www.ti.com
Updated Section 8, Device and Documentation Support, with device-specific information and links .................... 76
Changes from revision A to revision B
Changes from December 23, 2014 to August 14, 2015
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Page
Corrected "10-BIT ADC CHANNELS" column for MSP430FR2032IPM in Table 3-1, Device Comparison .............. 7
Added Tstg MIN and MAX values .................................................................................................. 15
Added Section 5.2, ESD Ratings.................................................................................................. 15
Changed all graphs in Section 5.9, Typical Characteristics, Low-Power Mode Supply Currents, for new
measurements ...................................................................................................................... 18
Added VREF, 1.2V parameter to Table 5-1, PMM, SVS and BOR ............................................................... 20
Added the tTA,cap parameter in Table 5-10, Timer_A ............................................................................ 25
Changed tSTE,LEAD MIN value at 2 V from 40 ns to 50 ns ...................................................................... 28
Changed tSTE,LEAD MIN value at 3 V from 24 ns to 45 ns ...................................................................... 28
Changed tVALID,SO MAX value at 2 V from 55 ns to 65 ns ...................................................................... 28
Changed tVALID,SO MAX value at 3 V from 30 ns to 40 ns ...................................................................... 28
Changed the fADCOSC TYP value from 4.5 MHz to 5.0 MHz .................................................................... 31
In Table 6-1, Operating Modes, changed the entry for "Power Consumption at 25°C, 3 V" in AM from
100 µA/MHz to 126 µA/MHz ....................................................................................................... 34
In Table 6-1, Operating Modes, added "with RTC only" to the entry for "Power Consumption at 25°C, 3 V" in
LPM3.5 ............................................................................................................................... 34
In Table 6-2, Interrupt Sources, Flags, and Vectors, removed "FRAM access time error" (ACCTEIFG) from the
"System NMI" row .................................................................................................................. 35
Changes from initial release to revision A
Changes from October 3, 2014 to December 22, 2014
•
•
•
•
•
•
•
6
Page
Moved Tstg to Absolute Maximum Ratings .......................................................................................
Added the tTA,cap parameter in Table 5-10, Timer_A ............................................................................
Changed link to BSL user's guide in Section 6.4, Bootloader (BSL) .........................................................
Added note (1) to Table 6-6 .......................................................................................................
Changed the values of ADC Calibration Tag and ADC Calibration Length in the ADC Calibration row.................
Added Calibration Tag, Calibration Length, and 1.5-V Reference in the Reference and DCO Calibration row ........
Added row for BSL memory to Table 6-30.......................................................................................
Revision History
15
25
36
39
62
63
63
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
3 Device Comparison
Table 3-1 summarizes the features of the available family members.
Table 3-1. Device Comparison (1) (2)
DEVICE
PROGRAM
FRAM +
INFORMATION
FRAM (BYTES)
SRAM
(BYTES)
TA0, TA1
eUSCI_A
eUSCI_B
10-BIT ADC
CHANNELS
I/O
PACKAGE
MSP430FR2033IPM
15360 + 512
2048
3 × CCR (3)
1
1
10
60
PM
(LQFP64)
MSP430FR2033IG56
15360 + 512
2048
3 × CCR (3)
1
1
8
52
G56
(TSSOP56)
MSP430FR2033IG48
15360 + 512
2048
3 × CCR (3)
1
1
8
44
G48
(TSSOP48)
MSP430FR2032IPM
8192 + 512
1024
3 × CCR (3)
1
1
10
60
PM
(LQFP64)
MSP430FR2032IG56
8192 + 512
1024
3 × CCR (3)
1
1
8
52
G56
(TSSOP56)
MSP430FR2032IG48
8192 + 512
1024
3 × CCR (3)
1
1
8
44
G48
(TSSOP48)
(1)
(2)
(3)
3.1
For the most current device, package, and ordering information, see the Package Option Addendum in Section 9, or see the TI website
at www.ti.com.
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/packaging.
A CCR register is a configurable register that provides internal and external capture or compare inputs, or internal and external PWM
outputs.
Related Products
For information about other devices in this family of products or related products, see the following links.
TI 16-bit and 32-bit microcontrollers
High-performance low-power solutions to enable the autonomous future
Products for MSP430 ultra-low-power sensing & measurement MCUs
One platform. One ecosystem. Endless possibilities.
Companion products for MSP430FR2033
Review products that are frequently purchased or used with this product.
Reference designs for MSP430FR2033
Find reference designs leveraging the best in TI technology to solve your system-level challenges.
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Device Comparison
7
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
4 Terminal Configuration and Functions
4.1
Pin Diagrams
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
P7.0
P7.1
P7.2
P7.3
P7.4
P7.5
P7.6
P7.7
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
Figure 4-1 shows the 64-pin PM package.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
P6.0
P6.1
P6.2
P6.3
P6.4
P6.5
P6.6
P6.7
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
P1.7/TA0.1/TDO/A7
P1.6/TA0.2/TDI/TCLK/A6
P1.5/TA0CLK/TMS/A5
P1.4/MCLK/TCK/A4/VREF+
P1.3/UCA0STE/A3
P1.2/UCA0CLK/A2
P1.1/UCA0RXD/UCA0SOMI/A1/Veref+
P1.0/UCA0TXD/UCA0SIMO/A0/Veref–
P5.7
P5.6
P5.5
P5.4
P5.3/UCB0SOMI/UCB0SCL
P5.2/UCB0SIMO/UCB0SDA
P5.1/UCB0CLK
P5.0/UCB0STE
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
P4.7
P4.6
P4.5
P4.4
P4.3
P4.2/XOUT
P4.1/XIN
DVSS
DVCC
RST/NMI/SBWTDIO
TEST/SBWTCK
P4.0/TA1.1
P8.3/TA1.2
P8.2/TA1CLK
P8.1/ACLK/A9
P8.0/SMCLK/A8
Figure 4-1. 64-Pin PM (LQFP) Designation (Top View)
8
Terminal Configuration and Functions
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Figure 4-2 shows the 56-pin G56 package.
P7.5
P7.4
P7.3
P7.2
P7.1
P7.0
P4.7
P4.6
P4.5
P4.4
P4.3
P4.2/XOUT
P4.1/XIN
DVSS
DVCC
RST/NMI/SBWTDIO
TEST/SBWTCK
P4.0/TA1.1
P8.3/TA1.2
P8.2/TA1CLK
P1.7/TA0.1/TDO/A7
P1.6/TA0.2/TDI/TCLK/A6
P1.5/TA0CLK/TMS/A5
P1.4/MCLK/TCK/A4/VREF+
P1.3/UCA0STE/A3
P1.2/UCA0CLK/A2
P1.1/UCA0RXD/UCA0SOMI/A1/Veref+
P1.0/UCA0TXD/UCA0SIMO/A0/Veref–
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
P6.0
P6.1
P6.2
P6.3
P6.4
P6.5
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
P5.0/UCB0STE
P5.1/UCB0CLK
P5.2/UCB0SIMO/UCB0SDA
P5.3/UCB0SOMI/UCB0SCL
P5.4
P5.5
Figure 4-2. 56-Pin DGG (TSSOP) Designation (Top View)
Terminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
9
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Figure 4-3 shows the 48-pin G48 package.
P3.1
P3.0
P7.3
P7.2
P7.1
P7.0
P4.7
P4.6
P4.5
P4.4
P4.3
P4.2/XOUT
P4.1/XIN
DVSS
DVCC
RST/NMI/SBWTDIO
TEST/SBWTCK
P4.0/TA1.1
P1.7/TA0.1/TDO/A7
P1.6/TA0.2/TDI/TCLK/A6
P1.5/TA0CLK/TMS/A5
P1.4/MCLK/TCK/A4/VREF+
P1.3/UCA0STE/A3
P1.2/UCA0CLK/A2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
P6.0
P6.1
P6.2
P6.3
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
P5.0/UCB0STE
P5.1/UCB0CLK
P5.2/UCB0SIMO/UCB0SDA
P5.3/UCB0SOMI/UCB0SCL
P1.0/UCA0TXD/UCA0SIMO/A0/Veref–
P1.1/UCA0RXD/UCA0SOMI/A1/Veref+
Figure 4-3. 48-Pin DGG (TSSOP) Designation (Top View)
10
Terminal Configuration and Functions
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
4.2
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Signal Descriptions
Table 4-1 describes the signals for all device variants and package options.
Table 4-1. Signal Descriptions
TERMINAL
NAME
PACKAGE SUFFIX
I/O
DESCRIPTION
PM
G56
G48
P4.7
1
7
7
I/O
General-purpose I/O
P4.6
2
8
8
I/O
General-purpose I/O
P4.5
3
9
9
I/O
General-purpose I/O
P4.4
4
10
10
I/O
General-purpose I/O
P4.3
5
11
11
I/O
General-purpose I/O
P4.2/XOUT
6
12
12
I/O
General-purpose I/O
Output terminal for crystal oscillator
General-purpose I/O
P4.1/XIN
7
13
13
I/O
DVSS
8
14
14
Power ground
DVCC
9
15
15
Power supply
Input terminal for crystal oscillator
Reset input, active low
RST/NMI/SBWTDIO
10
16
16
I/O
Nonmaskable interrupt input
Spy-Bi-Wire data input/output
Test Mode pin – selected digital I/O on JTAG pins
TEST/SBWTCK
11
17
17
I
Spy-Bi-Wire input clock
General-purpose I/O
P4.0/TA1.1
12
18
18
I/O
Timer TA1 CCR1 capture: CCI1A input, compare: Out1 outputs
General-purpose I/O
P8.3/TA1.2 (1)
13
19
I/O
Timer TA1 CCR2 capture: CCI2A input, compare: Out2 outputs
P8.2/TA1CLK (1)
General-purpose I/O
14
20
I/O
Timer clock input TACLK for TA1
General-purpose I/O
P8.1/ACLK/A9
(1)
15
I/O
ACLK output
Analog input A9
General-purpose I/O
P8.0/SMCLK/A8 (1)
16
I/O
SMCLK output
Analog input A8
General-purpose I/O (2)
P1.7/TA0.1/TDO/A7 (2)
Timer TA0 CCR1 capture: CCI1A input, compare: Out1 outputs
17
21
19
I/O
Test data output
Analog input A7
General-purpose I/O (2)
P1.6/TA0.2/TDI/TCLK/A6 (2)
Timer TA0 CCR2 capture: CCI2A input, compare: Out2 outputs
18
22
20
I/O
Test data input or test clock input
Analog input A6
(1)
(2)
Any pin that is not bonded out in a smaller package must be initialized by software after reset to achieve the lowest leakage current.
Because this pin is multiplexed with the JTAG function, TI recommends disabling the pin interrupt function while in JTAG debug to
prevent collisions.
Terminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
11
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 4-1. Signal Descriptions (continued)
TERMINAL
PACKAGE SUFFIX
NAME
PM
G56
I/O
DESCRIPTION
G48
General-purpose I/O (2)
Timer clock input TACLK for TA0
P1.5/TA0CLK/TMS/A5 (2)
19
23
21
I/O
Test mode select
Analog input A5
General-purpose I/O (2)
MCLK output
P1.4/MCLK/TCK/A4/VREF+
(2)
20
24
22
I/O
Test clock
Analog input A4
Output of positive reference voltage with ground as reference
General-purpose I/O
P1.3/UCA0STE/A3
21
25
23
I/O
eUSCI_A0 SPI slave transmit enable
Analog input A3
General-purpose I/O
P1.2/UCA0CLK/A2
22
26
24
I/O
eUSCI_A0 SPI clock input/output
Analog input A2
General-purpose I/O
P1.1/UCA0RXD/UCA0SOMI/
A1/Veref+
eUSCI_A0 UART receive data
23
27
25
I/O
eUSCI_A0 SPI slave out/master in
Analog input A1, and ADC positive reference
General-purpose I/O
P1.0/UCA0TXD/UCA0SIMO/
A0/Veref-
eUSCI_A0 UART transmit data
24
28
26
I/O
eUSCI_A0 SPI slave in/master out
Analog input A0, and ADC negative reference
(1)
25
I/O
General-purpose I/O
P5.6 (1)
26
I/O
General-purpose I/O
P5.5 (1)
27
29
I/O
General-purpose I/O
P5.4 (1)
28
30
I/O
General-purpose I/O
P5.3/UCB0SOMI/UCB0SCL
29
31
27
I/O
P5.2/UCB0SIMO/UCB0SDA
30
32
28
I/O
P5.1/UCB0CLK
31
33
29
I/O
P5.7
General-purpose I/O
eUSCI_B0 SPI slave out/master in; eUSCI_B0 I2C clock
General-purpose I/O
eUSCI_B0 SPI slave in/master out; eUSCI_B0 I2C data
General-purpose I/O
eUSCI_B0 clock input/output
General-purpose I/O
P5.0/UCB0STE
32
34
30
I/O
P2.7
33
35
31
I/O
General-purpose I/O
P2.6
34
36
32
I/O
General-purpose I/O
P2.5
35
37
33
I/O
General-purpose I/O
P2.4
36
38
34
I/O
General-purpose I/O
P2.3
37
39
35
I/O
General-purpose I/O
P2.2
38
40
36
I/O
General-purpose I/O
P2.1
39
41
37
I/O
General-purpose I/O
eUSCI_B0 slave transmit enable
12
Terminal Configuration and Functions
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 4-1. Signal Descriptions (continued)
TERMINAL
NAME
PACKAGE SUFFIX
PM
G56
G48
P2.0
40
42
38
P6.7 (1)
41
(1)
42
P6.5 (1)
43
43
P6.4 (1)
44
44
P6.3
45
45
P6.2
46
46
P6.1
47
P6.0
I/O
DESCRIPTION
I/O
General-purpose I/O
I/O
General-purpose I/O
I/O
General-purpose I/O
I/O
General-purpose I/O
I/O
General-purpose I/O
39
I/O
General-purpose I/O
40
I/O
General-purpose I/O
47
41
I/O
General-purpose I/O
48
48
42
I/O
General-purpose I/O
P3.7
49
49
43
I/O
General-purpose I/O
P3.6
50
50
44
I/O
General-purpose I/O
P3.5
51
51
45
I/O
General-purpose I/O
P3.4
52
52
46
I/O
General-purpose I/O
P3.3
53
53
47
I/O
General-purpose I/O
P3.2
54
54
48
I/O
General-purpose I/O
P3.1
55
55
1
I/O
General-purpose I/O
P3.0
56
56
2
I/O
General-purpose I/O
P7.7 (1)
57
I/O
General-purpose I/O
P7.6 (1)
58
I/O
General-purpose I/O
(1)
59
1
I/O
General-purpose I/O
P7.4 (1)
60
2
I/O
General-purpose I/O
P7.3
61
3
3
I/O
General-purpose I/O
P7.2
62
4
4
I/O
General-purpose I/O
P7.1
63
5
5
I/O
General-purpose I/O
P7.0
64
6
6
I/O
General-purpose I/O
P6.6
P7.5
Terminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
13
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
4.3
www.ti.com
Pin Multiplexing
Pin multiplexing for these devices is controlled by both register settings and operating modes (for
example, if the device is in test mode). For details of the settings for each pin and diagrams of the
multiplexed ports, see Section 6.9.12.
4.4
Connection of Unused Pins
Table 4-2 shows the correct termination of unused pins.
Table 4-2. Connection of Unused Pins (1)
(1)
(2)
14
PIN
POTENTIAL
Px.0 to Px.7
Open
Set to port function, output direction (PxDIR.n = 1)
COMMENT
RST/NMI
DVCC
47-kΩ pullup or internal pullup selected with 10-nF (or 1.1-nF) pulldown (2)
TEST
Open
This pin always has an internal pulldown enabled.
Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection
guidelines.
The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode with TI tools like
FET interfaces or GANG programmers.
Terminal Configuration and Functions
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5 Specifications
5.1
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
Voltage applied at DVCC pin to VSS
–0.3
4.1
UNIT
V
Voltage applied to any pin (2)
–0.3
VCC + 0.3
(4.1 Maximum)
V
Diode current at any device pin
±2
mA
Maximum junction temperature, TJ
85
°C
125
°C
Storage temperature, Tstg
(1)
(2)
(3)
(3)
–40
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage or memory corruption to the device.
These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect
device reliability.
All voltages referenced to VSS.
Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow
temperatures not higher than classified on the device label on the shipping boxes or reels.
5.2
ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
(1)
UNIT
±1000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
V
±250
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as
±1000 V may actually have higher performance.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V
may actually have higher performance.
5.3
Recommended Operating Conditions
Typical values are specified at VCC = 3.3 V and TA = 25°C (unless otherwise noted)
MIN
VCC
Supply voltage applied at DVCC pin (1) (2) (3) (4)
VSS
Supply voltage applied at DVSS pin
TA
Operating free-air temperature
TJ
Operating junction temperature
CDVCC
fSYSTEM
Recommended capacitor at DVCC
fACLK
Maximum ACLK frequency
fSMCLK
Maximum SMCLK frequency
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
MAX
UNIT
3.6
V
–40
85
°C
–40
85
°C
0
(5)
Processor frequency (maximum MCLK frequency) (6)
NOM
1.8
4.7
V
10
µF
No FRAM wait states
(NWAITSx = 0)
0
8
With FRAM wait states
(NWAITSx = 1) (7)
0
16 (8)
MHz
40
kHz
16 (8)
MHz
Supply voltage changes faster than 0.2 V/µs can trigger a BOR reset even within the recommended supply voltage range. Following the
data sheet recommendation for capacitor CDVCC limits the slopes accordingly.
Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.
TI recommends that power to the DVCC pin must not exceed the limits specified in Recommended Operating Conditions. Exceeding the
specified limits can cause malfunction of the device including erroneous writes to RAM and FRAM.
The minimum supply voltage is defined by the SVS levels. See the SVS threshold parameters in Table 5-1.
A capacitor tolerance of ±20% or better is required. A low-ESR ceramic capacitor of 100 nF (minimum) should be placed as close as
possible (within a few millimeters) to the respective pin pair.
Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
Wait states only occur on actual FRAM accesses (that is, on FRAM cache misses). RAM and peripheral accesses are always executed
without wait states.
If clock sources such as HF crystals or the DCO with frequencies >16 MHz are used, the clock must be divided in the clock system to
comply with this operating condition.
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
15
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Active Mode Supply Current Into VCC Excluding External Current (1)
5.4
FREQUENCY (fMCLK = fSMCLK)
EXECUTION
MEMORY
PARAMETER
TEST
CONDITIONS
1 MHz
0 WAIT STATES
(NWAITSx = 0)
TYP
IAM,
FRAM(0%)
IAM,
FRAM(100%)
IAM,
RAM
(1)
(2)
(2)
8 MHz
0 WAIT STATES
(NWAITSx = 0)
MAX
TYP
16 MHz
1 WAIT STATE
(NWAITSx = 1)
MAX
TYP
MAX
3700
FRAM
0% cache hit ratio
3 V, 25°C
504
2874
3156
3 V, 85°C
516
2919
3205
FRAM
100% cache hit ratio
3 V, 25°C
209
633
1056
3 V, 85°C
217
647
1074
RAM
3 V, 25°C
231
809
1450
UNIT
µA
1298
µA
µA
All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current. Characterized with program executing typical data
processing.
fACLK = 32786 Hz, fMCLK = fSMCLK = fDCO at specified frequency
Program and data entirely reside in FRAM. All execution is from FRAM.
Program and data reside entirely in RAM. All execution is from RAM. No access to FRAM.
5.5
Active Mode Supply Current Per MHz
VCC = 3 V, TA = 25°C (unless otherwise noted)
PARAMETER
dIAM,FRAM/df
(1)
Active mode current consumption per MHz,
execution from FRAM, no wait states (1)
TEST CONDITIONS
TYP
UNIT
((IAM, 75% cache hit rate at 8 MHz) –
(IAM, 75% cache hit rate at 1 MHz))
/ 7 MHz
126
µA/MHz
All peripherals are turned on in default settings.
5.6
Low-Power Mode LPM0 Supply Currents Into VCC Excluding External Current
VCC = 3 V, TA = 25°C (unless otherwise noted) (1) (2)
FREQUENCY (fSMCLK)
PARAMETER
VCC
1 MHz
TYP
ILPM0
(1)
(2)
16
Low-power mode LPM0 supply current
8 MHz
MAX
TYP
16 MHz
MAX
TYP
2V
158
307
415
3V
169
318
427
UNIT
MAX
µA
All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current.
Current for watchdog timer clocked by SMCLK included.
fACLK = 32786 Hz, fMCLK = 0 MHz, fSMCLK at specified frequency.
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
5.7
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Low-Power Mode LPM3 and LPM4 Supply Currents (Into VCC) Excluding External Current
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
ILPM3,XT1
Low-power mode 3, includes SVS (2) (3) (4)
ILPM3,VLO
Low-power mode 3, VLO, excludes SVS (5)
ILPM3,
Low-power mode 3, RTC, excludes SVS (6)
ILPM4,
RTC
SVS
ILPM4
(1)
(2)
(3)
(4)
(5)
(6)
VCC
Low-power mode 4, includes SVS
Low-power mode 4, excludes SVS
–40°C
TYP
25°C
MAX
(1)
85°C
TYP
MAX
TYP
1.99
3.00
3V
1.13
1.31
2V
1.06
1.21
3V
0.92
1.00
2V
0.86
1.00
2.75
3V
1.08
1.25
3.04
3V
0.65
0.75
1.88
2V
0.63
0.73
1.85
3V
0.51
0.58
1.51
2V
0.50
0.57
1.49
MAX
µA
2.94
1.75
UNIT
2.89
µA
µA
µA
µA
All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current
Not applicable for devices with HF crystal oscillator only.
Characterized with a Golledge MS1V-TK/I_32.768KHZ crystal with a load capacitance chosen to closely match the required load.
Low-power mode 3, includes SVS test conditions:
Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1).
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
fXT1 = 32768 Hz, fACLK = fXT1, fMCLK = fSMCLK = 0 MHz
Low-power mode 3, VLO, excludes SVS test conditions:
Current for watchdog timer clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0).
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),
fXT1 = 0 Hz, fACLK = fMCLK = fSMCLK = 0 MHz
RTC periodically wakes up every second with external 32768-Hz as source.
5.8
Low-Power Mode LPMx.5 Supply Currents (Into VCC) Excluding External Current
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
ILPM3.5,
XT1
Low-power mode 3.5, includes SVS (1) (2)
(also see Figure 5-2)
ILPM4.5,
SVS
Low-power mode 4.5, includes SVS (4)
ILPM4.5
(1)
(2)
(3)
(4)
(5)
Low-power mode 4.5, excludes SVS (5)
VCC
(3)
–40°C
TYP
MAX
25°C
85°C
TYP
MAX
TYP
MAX
1.25
1.06
2.06
3V
0.71
0.77
2V
0.66
0.70
3V
0.23
0.25
2V
0.20
0.20
3V
0.010
0.015
2V
0.008
0.013
0.95
0.375
0.32
0.43
0.24
0.070
0.073
0.140
0.060
UNIT
µA
µA
µA
Not applicable for devices with HF crystal oscillator only.
Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance chosen to closely match the required load.
Low-power mode 3.5, includes SVS test conditions:
Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
fXT1 = 32768 Hz, fACLK = fXT1, fMCLK = fSMCLK = 0 MHz
Low-power mode 4.5, includes SVS test conditions:
Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
fXT1 = 0 Hz, fACLK = fMCLK = fSMCLK = 0 MHz
Low-power mode 4.5, excludes SVS test conditions:
Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
fXT1 = 0 Hz, fACLK = fMCLK = fSMCLK = 0 MHz
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
17
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5.9
www.ti.com
Typical Characteristics, Low-Power Mode Supply Currents
5
3
LPM3.5 Supply Current (µA)
LPM3 Supply Current (µA)
4.5
4
3.5
3
2.5
2
1.5
1
0.5
0
2.5
2
1.5
1
0.5
0
-40
-30
-20
-10
0
10 20 30 40
Temperature (°C)
50
LPM3
SVS disabled
60
70
80
-40
DVCC = 3 V
RTC counter on
Figure 5-1. LPM3 Supply Current vs Temperature
-30
-20
-10
0
10 20 30 40
Temperature (°C)
LPM3.5
12.5-pF crystal on XT1
50
60
70
80
DVCC = 3 V
SVS enabled
Figure 5-2. LPM3.5 Supply Current vs Temperature
LPM4.5 Supply Current (µA)
0.5
0.45
0.4
0.35
0.3
0.25
0.2
0.15
0.1
0.05
0
-40
-30
-20
LPM4.5
-10
0
10 20 30 40
Temperature (°C)
DVCC = 3 V
50
60
70
80
SVS enabled
Figure 5-3. LPM4.5 Supply Current vs Temperature
18
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5.10 Typical Characteristics - Current Consumption Per Module
MODULE
TEST CONDITIONS
Timer_A
TYP
UNIT
Module input clock
REFERENCE CLOCK
5
µA/MHz
eUSCI_A
UART mode
Module input clock
7
µA/MHz
eUSCI_A
SPI mode
Module input clock
5
µA/MHz
eUSCI_B
SPI mode
Module input clock
5
µA/MHz
Module input clock
5
µA/MHz
32 kHz
85
nA
MCLK
8.5
µA/MHz
eUSCI_B
2
I C mode, 100 kbaud
RTC
CRC
From start to end of operation
5.11 Thermal Characteristics
THERMAL METRIC (1)
PACKAGE
VALUE (2)
UNIT
θJA
Junction-to-ambient thermal resistance, still air
61.7
°C/W
θJC, (TOP)
Junction-to-case (top) thermal resistance
25.4
°C/W
θJB
Junction-to-board thermal resistance
32.7
°C/W
ΨJB
Junction-to-board thermal characterization parameter
32.4
°C/W
ΨJT
Junction-to-top thermal characterization parameter
2.5
°C/W
θJA
Junction-to-ambient thermal resistance, still air
62.4
°C/W
θJC, (TOP)
Junction-to-case (top) thermal resistance
18.7
°C/W
θJB
Junction-to-board thermal resistance
31.4
°C/W
ΨJB
Junction-to-board thermal characterization parameter
31.1
°C/W
ΨJT
Junction-to-top thermal characterization parameter
0.8
°C/W
θJA
Junction-to-ambient thermal resistance, still air
68.9
°C/W
θJC, (TOP)
Junction-to-case (top) thermal resistance
23
°C/W
θJB
Junction-to-board thermal resistance
35.8
°C/W
ΨJB
Junction-to-board thermal characterization parameter
35.3
°C/W
ΨJT
Junction-to-top thermal characterization parameter
1.1
°C/W
(1)
(2)
LQFP-64 (PM)
TSSOP-56 (DGG56)
TSSOP-48 (DGG48)
For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
The values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC (RθJC) value, which is based on a JEDECdefined 1S0P system) and will change based on environment and application. For more information, see these EIA/JEDEC standards:
• JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)
• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
19
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
5.12 Timing and Switching Characteristics
5.12.1 Power Supply Sequencing
Figure 5-4 shows the power supply reset parameters.
V
Power Cycle Reset
SVS Reset
V SVS+
BOR Reset
V SVS–
V BOR
t BOR
t
Figure 5-4. Power Cycle, SVS, and BOR Reset Conditions
Table 5-1. PMM, SVS and BOR
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VBOR, safe
Safe BOR power-down level (1)
0.1
V
tBOR, safe
Safe BOR reset delay (2)
10
ms
ISVSH,AM
SVSH current consumption, active mode
VCC = 3.6 V
ISVSH,LPM
SVSH current consumption, low-power modes
VCC = 3.6 V
VSVSH-
SVSH power-down level (3)
1.71
1.81
1.87
V
VSVSH+
SVSH power-up level (3)
1.76
1.88
1.99
V
VSVSH_hys
SVSH hysteresis
tPD,SVSH, AM
SVSH propagation delay, active mode
tPD,SVSH, LPM
SVSH propagation delay, low-power modes
VREF,
(1)
(2)
(3)
(4)
20
1.2V
1.2-V REF voltage
1.5
240
nA
70
(4)
1.158
1.200
µA
mV
10
µs
100
µs
1.242
V
A safe BOR can be correctly generated only if DVCC drops below this voltage before it rises.
When an BOR occurs, a safe BOR can be correctly generated only if DVCC is kept low longer than this period before it reaches VSVSH+.
For additional information, see the Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO Reference
Design.
This is a characterized result with external 1-mA load to ground from –40°C to 85°C.
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5.12.2 Reset Timing
Table 5-2. Wake-Up Times From Low-Power Modes and Reset
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
TEST
CONDITIONS
PARAMETER
VCC
tWAKE-UP FRAM
Additional wake-up time to activate the FRAM in AM
if previously disabled by the FRAM controller or from
a LPM if immediate activation is selected for
wakeup (1)
3V
tWAKE-UP LPM0
Wake-up time from LPM0 to active mode (1)
3V
tWAKE-UP LPM3
Wake-up time from LPM3 to active mode
tWAKE-UP LPM4
Wake-up time from LPM4 to active mode
tWAKE-UP LPM3.5
Wake-up time from LPM3.5 to active mode
(2)
tWAKE-UP LPM4.5
Wake-up time from LPM4.5 to active mode
(2)
tWAKE-UP-RESET
tRESET
(1)
(2)
(2)
MIN
TYP
MAX
10
UNIT
µs
200 ns +
2.5/fDCO
3V
10
µs
3V
10
µs
3V
350
µs
SVSHE = 1
3V
350
µs
SVSHE = 0
3V
1
ms
Wake-up time from RST or BOR event to active
mode (2)
3V
1
ms
Pulse duration required at RST/NMI pin to accept a
reset
3V
2
µs
The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first
externally observable MCLK clock edge.
The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first
instruction of the user program is executed.
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
21
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
5.12.3 Clock Specifications
Table 5-3. XT1 Crystal Oscillator (Low Frequency)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2)
PARAMETER
fXT1, LF
TEST CONDITIONS
XT1 oscillator crystal, low frequency
LFXTBYPASS = 0
DCXT1, LF
XT1 oscillator LF duty cycle
Measured at MCLK,
fLFXT = 32768 Hz
fXT1,SW
XT1 oscillator logic-level square-wave
LFXTBYPASS = 1
input frequency
DCXT1, SW
LFXT oscillator logic-level squarewave input duty cycle
Oscillation allowance for LF crystals
MIN
30%
(3) (4)
LFXTBYPASS = 1
CL,eff
Integrated effective load
capacitance (6)
See
tSTART,LFXT
Start-up time
fFault,LFXT
Oscillator fault frequency
(7)
fOSC = 32768 Hz,
LFXTBYPASS = 0, LFXTDRIVE = {3},
TA = 25°C, CL,eff = 12.5 pF
(9)
XTS = 0 (10)
0
UNIT
Hz
70%
40%
LFXTBYPASS = 0, LFXTDRIVE = {3},
fLFXT = 32768 Hz, CL,eff = 12.5 pF
(8)
MAX
32768
(5)
OALFXT
TYP
32768
Hz
60%
200
kΩ
1
pF
1000
ms
3500
Hz
(1)
To improve EMI on the LFXT oscillator, the following guidelines should be observed.
• Keep the trace between the device and the crystal as short as possible.
• Design a good ground plane around the oscillator pins.
• Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
• Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
• Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
• If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
(2) See MSP430 32-kHz Crystal Oscillators for details on crystal section, layout, and testing.
(3) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics
defined in the Schmitt-trigger inputs section of this data sheet. Duty cycle requirements are defined by DCLFXT, SW.
(4) Maximum frequency of operation of the entire device cannot be exceeded.
(5) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the
LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following
guidelines, but should be evaluated based on the actual crystal selected for the application:
• For LFXTDRIVE = {0}, CL,eff = 3.7 pF
• For LFXTDRIVE = {1}, 6 pF ≤ CL,eff ≤ 9 pF
• For LFXTDRIVE = {2}, 6 pF ≤ CL,eff ≤ 10 pF
• For LFXTDRIVE = {3}, 6 pF ≤ CL,eff ≤ 12 pF
(6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
(7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended
effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds
additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance
of the selected crystal is met.
(8) Includes start-up counter of 1024 clock cycles.
(9) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specification may set the
flag. A static condition or stuck at fault condition sets the flag.
(10) Measured with logic-level input frequency but also applies to operation with crystals.
22
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 5-4. DCO FLL, Frequency
over recommended operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
FLL lock frequency, 16 MHz, 25°C
fDCO,
Measured at MCLK, Internal
trimmed REFO as reference
FLL lock frequency, 16 MHz, –40°C to 85°C
FLL
Duty cycle
Jittercc
Cycle-to-cycle jitter, 16 MHz
Jitterlong
Long-term jitter, 16 MHz
tFLL, lock
FLL lock time
3V
Measured at MCLK,
XT1 crystal as reference
FLL lock frequency, 16 MHz, –40°C to 85°C
fDUTY
VCC
MIN
TYP
1.0%
–2.0%
2.0%
–0.5%
0.5%
40%
Measured at MCLK,
XT1 crystal as reference
MAX
–1.0%
50%
UNIT
60%
0.25%
3V
0.022%
120
ms
Table 5-5. REFO
over recommended operating free-air temperature (unless otherwise noted)
PARAMETER
IREFO
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
REFO oscillator current consumption
TA = 25°C
3V
15
µA
REFO calibrated frequency
Measured at MCLK
3V
32768
Hz
REFO absolute calibrated tolerance
–40°C to 85°C
REFO frequency temperature drift
Measured at MCLK (1)
3V
dfREFO/
dVCC
REFO frequency supply voltage drift
Measured at MCLK at
25°C (2)
1.8 V to 3.6 V
fDC
REFO duty cycle
Measured at MCLK
1.8 V to 3.6 V
tSTART
REFO start-up time
40% to 60% duty cycle
fREFO
dfREFO/dT
(1)
(2)
1.8 V to 3.6 V
–3.5%
3.5%
40%
0.01
%/°C
1
%/V
50%
60%
50
µs
Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))
Calculated using the box method: (MAX(2 V to 3.6 V) – MIN(2 V to 3.6 V)) / MIN(2 V to 3.6 V) / (3.6 V – 2 V)
Table 5-6. Internal Very-Low-Power Low-Frequency Oscillator (VLO)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
fVLO
VLO frequency
Measured at MCLK
3V
10
kHz
dfVLO/dT
VLO frequency temperature drift
Measured at MCLK (1)
3V
0.5
%/°C
dfVLO/dVCC VLO frequency supply voltage drift
Measured at MCLK (2)
1.8 V to 3.6 V
4
%/V
fVLO,DC
Measured at MCLK
(1)
(2)
Duty cycle
3V
50%
Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))
Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)
NOTE
The VLO clock frequency is reduced by 15% (typical) when the device switches from active
mode to LPM3 or LPM4, because the reference changes. This lower frequency is not a
violation of the VLO specifications (see Table 5-6).
Table 5-7. Module Oscillator Clock (MODCLK)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
fMODCLK
MODCLK frequency
fMODCLK/dT
MODCLK frequency temperature drift
fMODCLK/dVCC
MODCLK frequency supply voltage drift
fMODCLK,DC
Duty cycle
VCC
MIN
TYP
MAX
UNIT
3V
3.8
4.8
5.8
MHz
3V
0.102
%/℃
1.8 V to
3.6 V
1.02
%/V
3V
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
40%
50%
60%
Specifications
23
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
5.12.4 Digital I/Os
Table 5-8. Digital Inputs
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
2V
0.90
TYP
MAX
1.50
3V
1.35
2.25
2V
0.50
1.10
3V
0.75
1.65
2V
0.3
0.8
3V
0.4
1.2
UNIT
VIT+
Positive-going input threshold voltage
VIT–
Negative-going input threshold voltage
Vhys
Input voltage hysteresis (VIT+ – VIT–)
RPull
Pullup or pulldown resistor
For pullup: VIN = VSS
For pulldown: VIN = VCC
CI,dig
Input capacitance, digital only port pins
VIN = VSS or VCC
3
pF
CI,ana
Input capacitance, port pins with shared analog
functions
VIN = VSS or VCC
5
pF
Ilkg(Px.y)
High-impedance leakage current
(1)
(2)
(3)
(1) (2)
External interrupt timing (external trigger pulse
duration to set interrupt flag) (3)
t(int)
20
Ports with interrupt capability
(see block diagram and
terminal function descriptions)
2 V, 3 V
–20
2 V, 3 V
50
35
50
20
V
V
V
kΩ
nA
ns
The leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.
The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is
disabled.
An external signal sets the interrupt flag every time the minimum interrupt pulse duration t(int) is met. It may be set by trigger signals
shorter than t(int).
Table 5-9. Digital Outputs
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
VCC
MIN
I(OHmax) = –3 mA (1)
TEST CONDITIONS
2V
1.4
2.0
I(OHmax) = –5 mA (1)
3V
2.4
3.0
I(OLmax) = 3 mA (1)
2V
0.0
0.60
I(OHmax) = 5 mA (1)
3V
0.0
0.60
2V
16
3V
16
VOH
High-level output voltage
VOL
Low-level output voltage
fPort_CLK
Clock output frequency
CL = 20 pF (2)
trise,dig
Port output rise time, digital only port pins
CL = 20 pF
tfall,dig
Port output fall time, digital only port pins
CL = 20 pF
(1)
(2)
24
TYP
MAX
UNIT
V
V
MHz
2V
10
3V
7
2V
10
3V
5
ns
ns
The maximum total current, I(OHmax) and I(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop
specified.
The port can output frequencies at least up to the specified limit and might support higher frequencies.
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5.12.4.1 Digital I/O Typical Characteristics
10
Low-Level Output Current (mA)
Low-Level Output Current (mA)
25
T A = 85°C
20
T A = 25°C
15
10
5
0
T A = 25°C
7.5
5
2.5
0
0
0.5
1
1.5
2
Low-Level Output Voltage (V)
2.5
3
0
Figure 5-5. Typical Low-Level Output Current vs Low-Level
Output Voltage (DVCC = 3 V)
0.25
0.5
0.75
1
1.25
1.5
Low-Level Output Voltage (V)
1.75
2
Figure 5-6. Typical Low-Level Output Current vs Low-Level
Output Voltage (DVCC = 2 V)
0
0
High-Level Output Current (mA)
High-Level Output Current (mA)
T A = 85°C
T A = 85°C
-5
T A = 25°C
-10
-15
-20
-25
T A = 85°C
T A = 25°C
-2.5
-5
-7.5
-10
0
0.5
1
1.5
2
High-Level Output Voltage (V)
2.5
Figure 5-7. Typical High-Level Output Current vs High-Level
Output Voltage (DVCC = 3 V)
3
0
0.25
0.5
0.75
1
1.25
1.5
High-Level Output Voltage (V)
1.75
2
Figure 5-8. Typical High-Level Output Current vs High-Level
Output Voltage (DVCC = 2 V)
5.12.5 Timer_A
Table 5-10. Timer_A Recommended Operating Conditions
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
fTA
Timer_A input clock frequency
Internal: SMCLK or ACLK,
External: TACLK,
Duty cycle = 50% ±10%
2 V, 3 V
tTA,cap
Timer_A capture timing
All capture inputs, minimum pulse
duration required for capture
2 V, 3 V
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MIN
MAX
UNIT
16
MHz
20
Specifications
ns
25
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
5.12.6 eUSCI
Table 5-11. eUSCI (UART Mode) Recommended Operating Conditions
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
feUSCI
eUSCI input clock frequency
fBITCLK
BITCLK clock frequency
(equals baud rate in Mbaud)
VCC
Internal: SMCLK or MODCLK,
External: UCLK,
Duty cycle = 50% ±10%
MIN
MAX
UNIT
2 V, 3 V
16
MHz
2 V, 3 V
5
MHz
TYP
UNIT
Table 5-12. eUSCI (UART Mode) Switching Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
UCGLITx = 0
tt
UART receive deglitch time
12
UCGLITx = 1
(1)
2 V, 3 V
UCGLITx = 2
UCGLITx = 3
(1)
40
68
ns
110
Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized, their duration should exceed the maximum specification of the deglitch time.
Table 5-13. eUSCI (SPI Master Mode) Recommended Operating Conditions
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
feUSCI
TEST CONDITIONS
MIN
MAX
UNIT
8
MHz
Internal: SMCLK or MODCLK,
Duty cycle = 50% ±10%
eUSCI input clock frequency
Table 5-14. eUSCI (SPI Master Mode) Switching Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)
PARAMETER
TEST CONDITIONS
VCC
MIN
MAX
UNIT
tSTE,LEAD
STE lead time, STE active to clock
UCSTEM = 1, UCMODEx = 01 or 10
1
UCxCLK
cycles
tSTE,LAG
STE lag time, Last clock to STE inactive
UCSTEM = 1, UCMODEx = 01 or 10
1
UCxCLK
cycles
tSU,MI
SOMI input data setup time
tHD,MI
SOMI input data hold time
tVALID,MO
SIMO output data valid time (2)
UCLK edge to SIMO valid,
CL = 20 pF
tHD,MO
SIMO output data hold time (3)
CL = 20 pF
(1)
(2)
(3)
26
2V
45
3V
35
2V
0
3V
0
ns
ns
2V
20
3V
20
2V
0
3V
0
ns
ns
fUCxCLK = 1/2tLO/HI with tLO/HI = max(tVALID,MO(eUSCI) + tSU,SI(Slave), tSU,MI(eUSCI) + tVALID,SO(Slave))
For the slave parameters tSU,SI(Slave) and tVALID,SO(Slave), see the SPI parameters of the attached slave.
Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams
in Figure 5-9 and Figure 5-10.
Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 59 and Figure 5-10.
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
1/fUCxCLK
CKPL = 0
UCLK
CKPL = 1
tLOW/HIGH
tLOW/HIGH
tSU,MI
tHD,MI
SOMI
tVALID,MO
SIMO
Figure 5-9. SPI Master Mode, CKPH = 0
1/fUCxCLK
CKPL = 0
UCLK
CKPL = 1
tLOW/HIGH
tLOW/HIGH
tSU,MI
tHD,MI
SOMI
tVALID,MO
SIMO
Figure 5-10. SPI Master Mode, CKPH = 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
27
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 5-15. eUSCI (SPI Slave Mode) Switching Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)
PARAMETER
TEST CONDITIONS
tSTE,LEAD
STE lead time, STE active to clock
tSTE,LAG
STE lag time, Last clock to STE inactive
tSTE,ACC
STE access time, STE active to SOMI data out
tSTE,DIS
STE disable time, STE inactive to SOMI high
impedance
tSU,SI
SIMO input data setup time
tHD,SI
SIMO input data hold time
tVALID,SO
SOMI output data valid time (2)
tHD,SO
SOMI output data hold time
(1)
(2)
(3)
28
(3)
UCLK edge to SOMI valid,
CL = 20 pF
CL = 20 pF
VCC
MIN
2V
55
3V
45
2V
20
3V
20
MAX
ns
ns
2V
65
3V
40
2V
40
3V
35
2V
4
3V
4
2V
12
3V
12
65
40
3V
5
ns
ns
3V
5
ns
ns
2V
2V
UNIT
ns
ns
fUCxCLK = 1/2tLO/HI with tLO/HI ≥ max(tVALID,MO(Master) + tSU,SI(eUSCI), tSU,MI(Master) + tVALID,SO(eUSCI))
For the master parameters tSU,MI(Master) and tVALID,MO(Master), see the SPI parameters of the attached master.
Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams
in Figure 5-11 and Figure 5-12.
Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-11
and Figure 5-12.
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
tSTE,LEAD
tSTE,LAG
STE
1/fUCxCLK
CKPL = 0
UCLK
CKPL = 1
tLOW/HIGH
tSU,SIMO
tLOW/HIGH
tHD,SIMO
SIMO
tACC
tDIS
tVALID,SOMI
SOMI
Figure 5-11. SPI Slave Mode, CKPH = 0
tSTE,LAG
tSTE,LEAD
STE
1/fUCxCLK
CKPL = 0
UCLK
CKPL = 1
tLOW/HIGH
tLOW/HIGH
tHD,SI
tSU,SI
SIMO
tACC
tVALID,SO
tDIS
SOMI
Figure 5-12. SPI Slave Mode, CKPH = 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
29
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 5-16. eUSCI (I2C Mode) Switching Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-13)
PARAMETER
TEST CONDITIONS
feUSCI
eUSCI input clock frequency
fSCL
SCL clock frequency
VCC
MIN
TYP
Internal: SMCLK or MODCLK,
External: UCLK,
Duty cycle = 50% ±10%
2 V, 3 V
fSCL = 100 kHz
UNIT
16
MHz
400
kHz
4.0
tHD,STA
Hold time (repeated) START
tSU,STA
Setup time for a repeated START
tHD,DAT
Data hold time
2 V, 3 V
0
ns
tSU,DAT
Data setup time
2 V, 3 V
250
ns
tSU,STO
fSCL > 100 kHz
fSCL = 100 kHz
fSCL > 100 kHz
fSCL = 100 kHz
Setup time for STOP
fSCL > 100 kHz
Pulse duration of spikes suppressed by
input filter
tSP
2 V, 3 V
0
MAX
2 V, 3 V
2 V, 3 V
µs
0.6
4.7
µs
0.6
4.0
µs
0.6
UCGLITx = 0
50
600
UCGLITx = 1
25
300
12.5
150
UCGLITx = 2
2 V, 3 V
UCGLITx = 3
6.3
75
UCCLTOx = 1
tTIMEOUT
Clock low time-out
UCCLTOx = 2
27
2 V, 3 V
30
UCCLTOx = 3
tSU,STA
tHD,STA
ns
ms
33
tHD,STA
tBUF
SDA
tLOW
tHIGH
tSP
SCL
tSU,DAT
tSU,STO
tHD,DAT
Figure 5-13. I2C Mode Timing
30
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5.12.7 ADC
Table 5-17. ADC, Power Supply and Input Range Conditions
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
DVCC
ADC supply voltage
V(Ax)
Analog input voltage range
All ADC pins
IADC
Operating supply current into
DVCC terminal, reference
current not included, repeatsingle-channel mode
fADCCLK = 5 MHz, ADCON = 1,
REFON = 0, SHT0 = 0, SHT1 = 0,
ADCDIV = 0, ADCCONSEQx = 10b
CI
Input capacitance
Only one terminal Ax can be selected at one
time from the pad to the ADC capacitor array,
including wiring and pad
RI,MUX
Input MUX ON resistance
DVCC = 2 V, 0 V ≤ VAx ≤ DVCC
RI,Misc
Input miscellaneous
resistance
VCC
MIN
TYP
MAX
UNIT
2.0
3.6
V
0
DVCC
V
2V
185
3V
207
2.2 V
1.6
µA
2.0
pF
2
kΩ
34
kΩ
Table 5-18. ADC, 10-Bit Timing Parameters
over operating free-air temperature range (unless otherwise noted)
PARAMETER
VCC
MIN
TYP
MAX
UNIT
For specified performance of ADC linearity
parameters
2 V to
3.6 V
0.45
5
5.5
MHz
Internal ADC oscillator
(MODCLK)
ADCDIV = 0, fADCCLK = fADCOSC
2 V to
3.6 V
4.5
5.0
5.5
MHz
2 V to
3.6 V
2.18
Conversion time
REFON = 0, Internal oscillator,
10 ADCCLK cycles, 10-bit mode,
fADCOSC = 4.5 MHz to 5.5 MHz
External fADCCLK from ACLK, MCLK, or SMCLK,
ADCSSEL ≠ 0
2 V to
3.6 V
fADCCLK
fADCOSC
tCONVERT
TEST CONDITIONS
tADCON
Turn-on settling time of
the ADC
The error in a conversion started after tADCON is less
than ±0.5 LSB,
Reference and input signal already settled
tSample
Sampling time
RS = 1000 Ω, RI (2) = 36000 Ω, CI = 3.5 pF,
approximately 8 Tau (t) are required for an error of
less than ±0.5 LSB (3)
(1)
(2)
(3)
2.67
µs
(1)
100
2V
1.5
3V
2.0
ns
µs
12 × 1/fADCCLK
RI = RI,MUX + RI,Misc
tSample = ln(2n+1) × τ, where n = ADC resolution, τ = (RI + RS) × CI
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
31
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 5-19. ADC, 10-Bit Linearity Parameters
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
Integral linearity error (10-bit mode)
EI
VDVCC as reference
Integral linearity error (8-bit mode)
Differential linearity error (10-bit mode)
ED
VDVCC as reference
Differential linearity error (8-bit mode)
Offset error (10-bit mode)
EO
VDVCC as reference
Offset error (8-bit mode)
VDVCC as reference
Gain error (10-bit mode)
Internal 1.5-V reference
EG
VDVCC as reference
Gain error (8-bit mode)
Internal 1.5-V reference
Total unadjusted error (10-bit mode)
ET
Total unadjusted error (8-bit mode)
VDVCC as reference
Internal 1.5-V reference
VDVCC as reference
TYP
MAX
–2
2
2 V to
3.6 V
–2
2
2.4 V to
3.6 V
–1
1
2 V to
3.6 V
–1
1
2.4 V to
3.6 V
–6.5
6.5
2 V to
3.6 V
–6.5
6.5
UNIT
LSB
LSB
mV
2.4 V to
3.6 V
–2.0
2.0
–3.0%
3.0%
2 V to
3.6 V
–2.0
2.0
–3.0%
3.0%
2.4 V to
3.6 V
–2.0
2.0
–3.0%
3.0%
–2.0
2.0
2 V to
3.6 V
Internal 1.5-V reference
MIN
2.4 V to
3.6 V
–3.0%
LSB
LSB
LSB
LSB
3.0%
VSENSOR
See
(1)
ADCON = 1, INCH = 0Ch, TA = 0°C
3V
1.013
mV
TCSENSOR
See
(2)
ADCON = 1, INCH = 0Ch
3V
3.35
mV/°C
tSENSOR
Sample time required if channel 12 is
selected (3)
ADCON = 1, INCH = 0Ch, Error of
conversion result ≤ 1 LSB, AM and all
LPM above LPM3
3V
30
ADCON = 1, INCH = 0Ch, Error of
conversion result ≤ 1 LSB, LPM3
3V
100
(sample)
(1)
(2)
(3)
32
µs
The temperature sensor offset can vary significantly. TI recommends a single-point calibration to minimize the offset error of the built-in
temperature sensor.
The device descriptor structure contains calibration values for 30°C and 85°C for each of the available reference voltage levels. The
sensor voltage can be computed as VSENSE = TCSENSOR × (Temperature, °C) + VSENSOR, where TCSENSOR and VSENSOR can be
computed from the calibration values for higher accuracy.
The typical equivalent impedance of the sensor is 700 kΩ. The sample time required includes the sensor-on time tSENSOR(on).
Specifications
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
5.12.8 FRAM
Table 5-20. FRAM
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
tRetention
MAX
1015
Read and write endurance
Data retention duration
TJ = 25°C
100
TJ = 70°C
40
TJ = 85°C
10
UNIT
cycles
years
5.12.9 Emulation and Debug
Table 5-21. JTAG and Spy-Bi-Wire Interface Characteristics
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
MAX
UNIT
fSBW
Spy-Bi-Wire input frequency
PARAMETER
2 V, 3 V
0
10
MHz
tSBW,Low
Spy-Bi-Wire low clock pulse duration
2 V, 3 V
0.028
15
µs
tSBW, En
Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge)
tSBW,Rst
Spy-Bi-Wire return to normal operation time
(2)
fTCK
TCK input frequency, 4-wire JTAG
Rinternal
Internal pulldown resistance on TEST
(1)
(2)
VCC
(1)
MIN
TYP
2 V, 3 V
110
µs
15
100
µs
2V
0
16
3V
0
16
2 V, 3 V
20
35
50
MHz
kΩ
Tools that access the Spy-Bi-Wire interface must wait for the tSBW,En time after pulling the TEST/SBWTCK pin high before applying the
first SBWTCK clock edge.
fTCK may be restricted to meet the timing requirements of the module selected.
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Specifications
33
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6 Detailed Description
6.1
CPU
The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All
operations, other than program-flow instructions, are performed as register operations in conjunction with
seven addressing modes for source operand and four addressing modes for destination operand.
The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.
Four of the registers, R0 to R3, are dedicated as program counter (PC), stack pointer (SP), status register
(SR), and constant generator (CG), respectively. The remaining registers are general-purpose registers.
Peripherals are connected to the CPU using data, address, and control buses. Peripherals can be handled
with all instructions.
6.2
Operating Modes
The MSP430 has one active mode and several software selectable low-power modes of operation. An
interrupt event can wake up the device from low-power mode LPM0 or LPM3, service the request, and
restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and
LPM4.5 disable the core supply to minimize power consumption.
Table 6-1. Operating Modes
MODE
Maximum System Clock
Power Consumption at 25°C, 3 V
Wake-up time
Clock
Core
34
LPM3
LPM4
LPM3.5
LPM4.5
ACTIVE
MODE
CPU OFF
STANDBY
OFF
ONLY RTC
COUNTER
SHUTDOWN
16 MHz
16 MHz
40 kHz
0
40 kHz
0
126 µA/MHz
20 µA/MHz
1.2 µA
0.6 µA
without SVS
0.77 µA with
RTC only
13 nA
without SVS
N/A
instant
10 µs
10 µs
150 µs
150 µs
I/O
N/A
All
All
I/O
Regulator
Full
Regulation
Full
Regulation
Partial Power
Down
Partial Power
Down
Partial Power
Down
Power Down
SVS
On
On
Optional
Optional
Optional
Optional
Brown Out
On
On
On
On
On
On
MCLK
Active
Off
Off
Off
Off
Off
SMCLK
Optional
Optional
Off
Off
Off
Off
FLL
Optional
Optional
Off
Off
Off
Off
DCO
Optional
Optional
Off
Off
Off
Off
MODCLK
Optional
Optional
Off
Off
Off
Off
REFO
Optional
Optional
Optional
Off
Off
Off
ACLK
Optional
Optional
Optional
Off
Off
Off
XT1CLK
Optional
Optional
Optional
Off
Optional
Off
VLOCLK
Optional
Optional
Optional
Off
Optional
Off
CPU
On
Off
Off
Off
Off
Off
FRAM
On
On
Off
Off
Off
Off
RAM
On
On
On
On
Off
Off
On
On
On
On
On
Off
Backup Memory
(1)
LPM0
RTC Counter,
I/O
Wake-up events
Power
AM
(1)
Backup memory contains one 32-byte register in the peripheral memory space. See Table 6-31 and Table 6-49 for its memory
allocation.
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-1. Operating Modes (continued)
AM
MODE
Peripherals
I/O
6.3
LPM0
LPM4
LPM3.5
LPM4.5
STANDBY
OFF
ONLY RTC
COUNTER
SHUTDOWN
Optional
Optional
Off
Off
Off
Optional
Optional
Off
Off
Off
ACTIVE
MODE
CPU OFF
Timer0_A3
Optional
Timer1_A3
Optional
LPM3
WDT
Optional
Optional
Optional
Off
Off
Off
eUSCI_A0
Optional
Optional
Off
Off
Off
Off
eUSCI_B0
Optional
Optional
Off
Off
Off
Off
CRC
Optional
Optional
Off
Off
Off
Off
ADC
Optional
Optional
Optional
Off
Off
Off
RTC Counter
Optional
Optional
Optional
Off
State Held
Off
General Digital
Input/Output
On
Optional
State Held
State Held
Off
State Held
Capacitive Touch I/O
Optional
Optional
Optional
Off
Off
Off
Interrupt Vector Addresses
The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h. The
vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence
Table 6-2. Interrupt Sources, Flags, and Vectors
SYSTEM
INTERRUPT
WORD
ADDRESS
PRIORITY
Reset
FFFEh
63, Highest
VMAIFG
JMBINIFG, JMBOUTIFG
CBDIFG, UBDIFG
Nonmaskable
FFFCh
62
NMIIFG
OFIFG
Nonmaskable
FFFAh
61
Timer0_A3
TA0CCR0 CCIFG0
Maskable
FFF8h
60
Timer0_A3
TA0CCR1 CCIFG1, TA0CCR2
CCIFG2, TA0IFG (TA0IV)
Maskable
FFF6h
59
Timer1_A3
TA1CCR0 CCIFG0
Maskable
FFF4h
58
Timer1_A3
TA1CCR1 CCIFG1, TA1CCR2
CCIFG2, TA1IFG (TA1IV)
Maskable
FFF2h
57
RTC Counter
RTCIFG
Maskable
FFF0h
56
Watchdog Timer Interval mode
WDTIFG
Maskable
FFEEh
55
eUSCI_A0 Receive or Transmit
UCTXCPTIFG, UCSTTIFG,
UCRXIFG, UCTXIFG (UART mode)
UCRXIFG, UCTXIFG (SPI mode)
(UCA0IV))
Maskable
FFECh
54
INTERRUPT SOURCE
INTERRUPT FLAG
System Reset
Power up, Brownout, Supply supervisor,
External reset RST,
Watchdog time-out, Key violation,
FRAM uncorrectable bit error detection,
Software POR,
FLL unlock error
SVSHIFG
PMMRSTIFG
WDTIFG
PMMPORIFG, PMMBORIFG
SYSRSTIV
FLLUNLOCKIFG
System NMI
Vacant memory access,
JTAG mailbox,
FRAM bit error detection
User NMI
External NMI,
Oscillator Fault
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
35
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 6-2. Interrupt Sources, Flags, and Vectors (continued)
INTERRUPT SOURCE
INTERRUPT FLAG
SYSTEM
INTERRUPT
WORD
ADDRESS
PRIORITY
eUSCI_B0 Receive or Transmit
UCB0RXIFG, UCB0TXIFG (SPI
mode)
UCALIFG, UCNACKIFG,
UCSTTIFG, UCSTPIFG,
UCRXIFG0, UCTXIFG0,
UCRXIFG1, UCTXIFG1,
UCRXIFG2, UCTXIFG2,
UCRXIFG3, UCTXIFG3,
UCCNTIFG, UCBIT9IFG (I2C mode)
(UCB0IV)
Maskable
FFEAh
53
ADC
ADCIFG0, ADCINIFG, ADCLOIFG,
ADCHIIFG, ADCTOVIFG,
ADCOVIFG (ADCIV)
Maskable
FFE8h
52
P1
P1IFG.0 to P1IFG.7 (P1IV)
Maskable
FFE6h
51
P2
P2IFG.0 to P2IFG.7 (P2IV)
Maskable
FFE4h
50, Lowest
Reserved
Maskable
FFE2h to FF88h
Reserved
Signatures
6.4
BSL Signature 2
0FF86h
BSL Signature 1
0FF84h
JTAG Signature 2
0FF82h
JTAG Signature 1
0FF80h
Bootloader (BSL)
The BSL enables users to program the FRAM or RAM using a UART serial interface. Access to the device
memory through the BSL is protected by an user-defined password. Table 6-3 lists the BSL pin
requirements. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and
TEST/SBWTCK pins. For a complete description of the features of the BSL and its implementation, see
the MSP430 FRAM Devices Bootloader (BSL) User's Guide.
Table 6-3. BSL Pin Requirements and Functions
6.5
DEVICE SIGNAL
BSL FUNCTION
RST/NMI/SBWTDIO
Entry sequence signal
TEST/SBWTCK
Entry sequence signal
P1.0
Data transmit
P1.1
Data receive
VCC
Power supply
VSS
Ground supply
JTAG Standard Interface
The MSP430 family supports the standard JTAG interface which requires four signals for sending and
receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to
enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with
MSP430 development tools and device programmers. Table 6-4 lists the JTAG pin requirements. For
further details on interfacing to development tools and device programmers, see the MSP430 Hardware
Tools User's Guide. For a complete description of the features of the JTAG interface and its
implementation, see MSP430 Programming With the JTAG Interface.
36
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-4. JTAG Pin Requirements and Function
6.6
DEVICE SIGNAL
DIRECTION
P1.4/MCLK/TCK/A4/VREF+
IN
JTAG FUNCTION
JTAG clock input
P1.5/TA0CLK/TMS/A5
IN
JTAG state control
P1.6/TA0.2/TDI/TCLK/A6
IN
JTAG data input/TCLK input
P1.7/TA0.1/TDO/A7
OUT
JTAG data output
TEST/SBWTCK
IN
Enable JTAG pins
RST/NMI/SBWTDIO
IN
External reset
VCC
Power supply
VSS
Ground supply
Spy-Bi-Wire Interface (SBW)
The MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with
MSP430 development tools and device programmers. Table 6-5 shows the Spy-Bi-Wire interface pin
requirements. For further details on interfacing to development tools and device programmers, see the
MSP430 Hardware Tools User's Guide.
Table 6-5. Spy-Bi-Wire Pin Requirements and Functions
6.7
DEVICE SIGNAL
DIRECTION
SBW FUNCTION
TEST/SBWTCK
IN
Spy-Bi-Wire clock input
RST/NMI/SBWTDIO
IN, OUT
Spy-Bi-Wire data input/output
VCC
Power supply
VSS
Ground supply
FRAM
The FRAM can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the
CPU. Features of the FRAM include:
• Byte and word access capability
• Programmable wait state generation
• Error correction coding (ECC)
6.8
Memory Protection
The device features memory protection that can restrict user access and enable write protection:
• Securing the whole memory map to prevent unauthorized access from JTAG port or BSL, by writing
JTAG and BSL signatures using the JTAG port, SBW, the BSL, or in-system by the CPU.
• Write protection enabled to prevent unwanted write operation to FRAM contents by setting the control
bits in System Configuration register 0. For more detailed information, see the SYS chapter in the
MSP430FR4xx and MSP430FR2xx Family User's Guide.
NOTE
The FRAM is protected by default on PUC. To write to FRAM during code execution, the
application must first clear the corresponding PFWP or DFWP bit in System Configuration
Register 0 to unprotect the FRAM.
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
37
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9
www.ti.com
Peripherals
Peripherals are connected to the CPU through data, address, and control buses. All peripherals can be
handled by using all instructions in the memory map. For complete module description, see the
MSP430FR4xx and MSP430FR2xx Family User's Guide.
6.9.1
Power Management Module (PMM) and On-chip Reference Voltages
The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM
also includes supply voltage supervisor (SVS) and brownout protection. The brownout reset circuit (BOR)
is implemented to provide the proper internal reset signal to the device during power-on and power-off.
The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is
available on the primary supply.
The device contains two on-chip reference: 1.5 V for internal reference and 1.2 V for external reference.
The 1.5-V reference is internally connected to ADC channel 13. DVCC is internally connected to ADC
channel 15. When DVCC is set as the reference voltage for ADC conversion, the DVCC can be easily
represent as Equation 1 by using ADC sampling 1.5-V reference without any external components
support.
DVCC = (1023 × 1.5 V) ÷ 1.5-V Reference ADC result
(1)
A 1.2-V reference voltage can be buffered and output to P1.4/MCLK/TCK/A4/VREF+, when the ADC
channel 4 is selected as the function. For more detailed information, see the MSP430FR4xx and
MSP430FR2xx Family User's Guide.
6.9.2
Clock System (CS) and Clock Distribution
The clock system includes a 32-kHz crystal oscillator (XT1), an internal very low-power low-frequency
oscillator (VLO), an integrated 32-kHz RC oscillator (REFO), an integrated internal digitally controlled
oscillator (DCO) that may use frequency-locked loop (FLL) locking with internal or external 32-kHz
reference clock, and on-chip asynchronous high-speed clock (MODCLK). The clock system is designed to
target cost-effective designs with minimal external components. A fail-safe mechanism is designed for
XT1. The clock system module offers the following clock signals.
• Main Clock (MCLK): the system clock used by the CPU and all relevant peripherals accessed by the
bus. All clock sources except MODCLK can be selected as the source with a predivider of 1, 2, 4, 8,
16, 32, 64, or 128.
• Sub-Main Clock (SMCLK): the subsystem clock used by the peripheral modules. SMCLK derives from
the MCLK with a predivider of 1, 2, 4, or 8. This means SMCLK is always equal to or less than MCLK.
• Auxiliary Clock (ACLK): this clock is derived from the external XT1 clock or internal REFO clock up to
40 kHz.
All peripherals may have one or several clock sources depending on specific functionality. Table 6-6
shows the clock distribution used in this device.
38
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-6. Clock Distribution
CLOCK
SOURCE
SELECT
BITS
Frequency
Range
MCLK
SMCLK
ACLK
MODCLK
XT1CLK (1)
VLOCLK
DC to
16 MHz
DC to
16 MHz
DC to
40 kHz
5 MHz ±10%
DC to
40 kHz
10 kHz
±50%
CPU
N/A
Default
FRAM
N/A
Default
RAM
N/A
Default
CRC
N/A
Default
I/O
N/A
Default
TA0
TASSEL
10b
01b
TA1
TASSEL
10b
01b
eUSCI_A0
UCSSEL
10b or 11b
eUSCI_B0
UCSSEL
10b or 11b
WDTSSEL
00b
01b
ADC
ADCSSEL
10b or 11b
01b
RTC
RTCSS
01b
(1)
00b (TA0CLK pin)
00b (TA1CLK pin)
01b
WDT
EXTERNAL PIN
00b (UCA0CLK pin)
01b
00b (UCB0CLK pin)
10b
00b
10b
11b
To enable XT1 functionality, configure P4SEL0.1 (XIN) and P4SEL0.2 (XOUT) before configuring the Clock System registers.
CPU
FRAM
SRAM
CRC
I/O
Timer_A
0
Timer_A
1
eUSCI_
A0
eUSCI_
B0
WDT
01
10/11
00
ADC10
11
10
01
RTC
10
01
00
01
10/11
00
01
10/11
00
10
01
00
10
01
Clock System (CS)
00
MCLK
SMCLK
ACLK
VLOCLK
MODCLK
UB0CLK
UA0CLK
TA1CLK
TA0CLK
XT1CLK
Figure 6-1. Clock Distribution Block Diagram
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
39
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.3
www.ti.com
General-Purpose Input/Output Port (I/O)
There are up to 60 I/O ports implemented, depending on the package.
• P1, P2, P3, P4, P5, P6, and P7 are full 8-bit ports; P8 has 4 bits implemented.
• All individual I/O bits are independently programmable.
• Any combination of input, output, and interrupt conditions is possible.
• Programmable pullup or pulldown on all ports.
• Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for P1 and P2.
• Read and write access to port-control registers is supported by all instructions.
• Ports can be accessed byte-wise or word-wise in pairs.
• Capacitive Touch I/O functionality is supported on all pins.
NOTE
Configuration of digital I/Os after BOR reset
To prevent any cross currents during start-up of the device, all port pins are high-impedance
with Schmitt triggers and module functions disabled. To enable the I/O functions after a BOR
reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For
details, see the Configuration After Reset section in the Digital I/O chapter of the
MSP430FR4xx and MSP430FR2xx Family User's Guide.
40
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
6.9.4
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Watchdog Timer (WDT)
The primary function of the WDT module is to perform a controlled system restart after a software problem
occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not
needed in an application, the module can be configured as interval timer and can generate interrupts at
selected time intervals.
Table 6-7. WDT Clocks
6.9.5
WDTSSEL
NORMAL OPERATION
(WATCHDOG AND INTERVAL TIMER MODE)
00
SMCLK
01
ACLK
10
VLOCLK
11
VLOCLK
System Module (SYS)
The SYS module handles many of the system functions within the device. These include Power-On Reset
(POR) and Power-Up Clear (PUC) handling, NMI source selection and management, reset interrupt vector
generators, bootloader entry mechanisms, and configuration management (device descriptors). SYS also
includes a data exchange mechanism through SBW called a JTAG mailbox mail box that can be used in
the application.
Table 6-8. System Module Interrupt Vector Registers
INTERRUPT VECTOR
REGISTER
SYSRSTIV, System Reset
ADDRESS
015Eh
INTERRUPT EVENT
VALUE
No interrupt pending
00h
Brownout (BOR)
02h
RSTIFG RST/NMI (BOR)
04h
PMMSWBOR software BOR (BOR)
06h
LPMx.5 wakeup (BOR)
08h
Security violation (BOR)
0Ah
Reserved
0Ch
SVSHIFG SVSH event (BOR)
0Eh
Reserved
10h
Reserved
12h
PMMSWPOR software POR (POR)
14h
WDTIFG watchdog time-out (PUC)
16h
WDTPW password violation (PUC)
18h
FRCTLPW password violation (PUC)
1Ah
Uncorrectable FRAM bit error detection
1Ch
Peripheral area fetch (PUC)
1Eh
PMMPW PMM password violation (PUC)
20h
Reserved
22h
FLL unlock (PUC)
24h
Reserved
26h to 3Eh
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
PRIORITY
Highest
Lowest
Detailed Description
41
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 6-8. System Module Interrupt Vector Registers (continued)
INTERRUPT VECTOR
REGISTER
SYSSNIV, System NMI
SYSUNIV, User NMI
6.9.6
ADDRESS
INTERRUPT EVENT
VALUE
No interrupt pending
00h
SVS low-power reset entry
02h
Uncorrectable FRAM bit error detection
04h
Reserved
06h
Reserved
08h
Reserved
0Ah
Reserved
0Ch
Reserved
0Eh
Reserved
10h
VMAIFG Vacant memory access
12h
015Ch
JMBINIFG JTAG mailbox input
14h
JMBOUTIFG JTAG mailbox output
16h
Correctable FRAM bit error detection
18h
015Ah
Reserved
1Ah to 1Eh
No interrupt pending
00h
NMIIFG NMI pin or SVSH event
02h
OFIFG oscillator fault
04h
Reserved
06h to 1Eh
PRIORITY
Highest
Lowest
Highest
Lowest
Cyclic Redundancy Check (CRC)
The 16-bit cyclic redundancy check (CRC) module produces a signature based on a sequence of data
values and can be used for data checking purposes. The CRC generation polynomial is compliant with
CRC-16-CCITT standard of x16 + x12 + x5 + 1.
6.9.7
Enhanced Universal Serial Communication Interface (eUSCI_A0, eUSCI_B0)
The eUSCI modules are used for serial data communications. The eUSCI_A module supports either
UART or SPI communications. The eUSCI_B module supports either SPI or I2C communications.
Additionally, eUSCI_A supports automatic baud-rate detection and IrDA.
Table 6-9. eUSCI Pin Configurations
eUSCI_A0
eUSCI_B0
42
Detailed Description
PIN
UART
SPI
P1.0
TXD
SIMO
P1.1
RXD
SOMI
P1.2
–
SCLK
P1.3
–
STE
PIN
2
I C
SPI
P5.0
–
STE
P5.1
–
SCLK
P5.2
SDA
SIMO
P5.3
SCL
SOMI
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
6.9.8
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Timers (Timer0_A3, Timer1_A3)
The Timer0_A3 and Timer1_A3 modules are 16-bit timers and counters with three capture/compare
registers each. Each timer can support multiple captures or compares, PWM outputs, and interval timing.
Each timer has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow
conditions and from each of the capture/compare registers. The CCR0 registers on both TA0 and TA1 are
not externally connected and can only be used for hardware period timing and interrupt generation. In Up
mode, they can be used to set the overflow value of the counter.
Table 6-10. Timer0_A3 Signal Connections
PORT PIN
DEVICE INPUT
SIGNAL
MODULE INPUT
NAME
P1.5
TA0CLK
TACLK
ACLK (internal)
ACLK
SMCLK (internal)
SMCLK
From Capacitive
Touch I/O (internal)
INCLK
MODULE BLOCK
MODULE OUTPUT
SIGNAL
Timer
N/A
CCR0
TA0
DEVICE OUTPUT
SIGNAL
CCI0A
CCI0B
DVSS
P1.7
P1.6
Timer1_A3 CCI0B
input
GND
DVCC
VCC
TA0.1
CCI1A
From RTC (internal)
CCI1B
TA0.1
CCR1
TA1
Timer1_A3 CCI1B
input
DVSS
GND
DVCC
VCC
TA0.2
CCI2A
TA0.2
From Capacitive
Touch I/O (internal)
CCI2B
Timer1_A3 INCLK
Timer1_A3 CCI2B
input,
IR Input
DVSS
GND
DVCC
VCC
CCR2
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
TA2
Detailed Description
43
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 6-11. Timer1_A3 Signal Connections
PORT PIN
DEVICE INPUT
SIGNAL
MODULE INPUT
NAME
P8.2
TA1CLK
TACLK
ACLK (internal)
ACLK
SMCLK (internal)
SMCLK
Timer0_A3 CCR2B
output (internal)
INCLK
MODULE BLOCK
MODULE OUTPUT
SIGNAL
Timer
N/A
CCR0
TA0
DEVICE OUTPUT
SIGNAL
CCI0A
Timer0_A3 CCR0B
output (internal)
CCI0B
DVSS
GND
DVCC
VCC
TA1.1
CCI1A
Timer0_A3 CCR1B
output (internal)
CCI1B
DVSS
GND
P4.0
DVCC
VCC
TA1.2
CCI2A
Timer0_A3 CCR2B
output (internal)
CCI2B
DVSS
GND
DVCC
VCC
P8.3
TA1.1
CCR1
TA1
To ADC trigger
TA1.2
CCR2
TA2
IR Input
The interconnection of Timer0_A3 and Timer1_A3 can be used to modulate the eUSCI_A pin of
UCA0TXD/UCA0SIMO in either ASK or FSK mode. This configuration helps an application easily acquire
a modulated infrared command for directly driving an external IR diode.
The IR functions are controlled by the following bits in the System Configuration 1 (SYSCFG1) register:
IREN (enable), IRPSEL (polarity select), IRMSEL (mode select), IRDSSEL (data select), and IRDATA
(data). For more information, see the SYS chapter in the MSP430FR4xx and MSP430FR2xx Family
User's Guide.
44
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
6.9.9
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Real-Time Clock (RTC) Counter
The RTC counter is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, and LPM3.5. The RTC
can periodically wake up the CPU from LPM0, LPM3, or LPM3.5 based on timing from a low-power clock
source such as the XT1 and VLO clocks. In AM, RTC can be driven by SMCLK to generate highfrequency timing events and interrupts. The RTC overflow events trigger:
• Timer0_A3 CCR1B
• ADC conversion trigger when ADCSHSx bits are set as 01b
6.9.10 10-Bit Analog Digital Converter (ADC)
The 10-bit ADC module supports fast 10-bit analog-to-digital conversions with single-ended input. The
module implements a 10-bit SAR core, sample select control, reference generator and a conversion result
buffer. A window comparator with a lower and upper limit allows CPU independent result monitoring with
three window comparator interrupt flags.
The ADC supports 10 external inputs and four internal inputs (see Table 6-12).
Table 6-12. ADC Channel Connections
(1)
(2)
ADCINCHx
ADC CHANNELS
EXTERNAL PIN OUT
0
A0/Veref–
P1.0
1
A1/Veref+
P1.1
2
A2
P1.2
3
A3
P1.3
4
A4 (1)
P1.4
5
A5
P1.5
6
A6
P1.6
7
A7
P1.7
8
A8
P8.0 (2)
9
A9
P8.1 (2)
10
Not used
N/A
11
Not used
N/A
12
On-chip temperature sensor
N/A
13
Reference voltage (1.5 V)
N/A
14
DVSS
N/A
15
DVCC
N/A
When A4 is used, the PMM 1.2-V reference voltage can be output to this pin by setting the PMM
control register. The 1.2-V voltage can be directly measured by A4 channel.
P8.0 and P8.1 are only available in the LQFP-64 package.
The A/D conversion can be started by software or a hardware trigger. Table 6-13 shows the trigger
sources that are available.
Table 6-13. ADC Trigger Signal Connections
ADCSHSx
TRIGGER SOURCE
BINARY
DECIMAL
00
0
ADCSC bit (software trigger)
01
1
RTC event
10
2
TA1.1B
11
3
TA1.2B
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
45
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.11 Embedded Emulation Module (EEM)
The EEM supports real-time in-system debugging. The EEM on these devices has the following features:
• Three hardware triggers or breakpoints on memory access
• One hardware trigger or breakpoint on CPU register write access
• Up to four hardware triggers can be combined to form complex triggers or breakpoints
• One cycle counter
• Clock control on module level
46
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12 Input/Output Diagrams
6.9.12.1 Port P1 Input/Output With Schmitt Trigger
A0 to A7
From ADC A
P1REN.x
P1DIR.x
0
From Module
1
DVSS
0
DVCC
1
P1OUT.x
0
From Module
1
P1SEL0.x
EN
To module
D
P1IN.x
P1IE.x
P1 Interrupt
Q
D
S
P1IFG.x
Edge
Select
P1IES.x
From JTAG
Bus
Keeper
P1.0/UCA0TXD/UCA0SIMO/A0
P1.1/UCA0RXD/UCA0SOMI/A1
P1.2/UCA0CLK/A2
P1.3/UCA0STE/A3
P1.4/MCLK/TCK/A4/VREF+
P1.5/TA0CLK/TMS/A5
P1.6/TA0.2/TDI/TCLK/A6
P1.7/TA0.1/TDO/A7
To JTAG
Figure 6-2. Port P1 Input/Output With Schmitt Trigger
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
47
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 6-14. Port P1 Pin Functions
PIN NAME (P1.x)
x
FUNCTION
P1.0 (I/O)
P1.0/UCA0TXD/UCA0SIMO/A0
0
UCA0TXD/UCA0SIMO
A0
P1.1 (I/O)
P1.1/UCA0RXD/UCA0SOMI/A1
1
UCA0RXD/UCA0SOMI
A1
P1.2/UCA0CLK/A2
2
3
P1.5/TA0CLK/TMS/A5
4
5
6
(1)
(2)
48
7
JTAG
I: 0; O: 1
0
0
N/A
X
1
0
N/A
X
X
1 (x = 0)
N/A
I: 0; O: 1
0
0
N/A
X
1
0
N/A
X
1 (x = 1)
N/A
0
0
N/A
UCA0CLK
X
1
0
N/A
X
X
1 (x = 2)
N/A
P1.3 (I/O)
I: 0; O: 1
0
0
N/A
UCA0STE
X
1
0
N/A
A3
X
X
1 (x = 3)
N/A
I: 0; O: 1
0
0
Disabled
1
0
Disabled
Disabled
VSS
0
MCLK
1
A4, VREF+
X
X
1 (x = 4)
JTAG TCK
X
X
X
TCK
P1.5 (I/O)
I: 0; O: 1
0
0
Disabled
TA0CLK
0
VSS
1
1
0
Disabled
A5
X
X
1 (x = 5)
Disabled
JTAG TMS
X
X
X
TMS
I: 0; O: 1
0
0
Disabled
1
0
Disabled
TA0.CCI2A
0
TA0.2
1
A6
X
X
1 (x = 6)
Disabled
JTAG TDI/TCLK
X
X
X
TDI/TCLK
I: 0; O: 1
0
0
Disabled
1
0
Disabled
P1.7 (I/O)
P1.7/TA0.1/TDO/A7
ADCPCTLx (2)
X
P1.6 (I/O)
P1.6/TA0.2/TDI/TCLK/A6
P1SEL0.x
I: 0; O: 1
P1.4 (I/O)
P1.4/MCLK/TCK/A4/VREF+
P1DIR.x
P1.2 (I/O)
A2
P1.3/UCA0STE/A3
CONTROL BITS AND SIGNALS (1)
TA0.CCI1A
0
TA0.1
1
A7
X
X
1 (x = 7)
Disabled
JTAG TDO
X
X
X
TDO
X = don't care
Setting the ADCPCTLx bit in SYSCFG2 register disables both the output driver and the input Schmitt trigger to prevent leakage when
analog signals are applied.
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.2 Port P2 Input/Output With Schmitt Trigger
P2REN.x
P2DIR.x
DVSS
0
DVCC
1
P2OUT.x
P2.0
P2.1
P2.2
P2.3
P2.4
P2.5
P2.6
P2.7
P2IN.x
P2IE.x
P2 Interrupt
Q
D
Bus
Keeper
1
S
P2IFG.x
1
P2IES.x
Edge
Select
Figure 6-3. Port P2 Input/Output With Schmitt Trigger
Table 6-15. Port P2 Pin Functions
PIN NAME (P2.x)
x
FUNCTION
CONTROL BITS AND
SIGNALS
P2DIR.x
P2.0
0
P2.0 (I/O)
I: 0; O: 1
P2.1
1
P2.1 (I/O)
I: 0; O: 1
P2.2
2
P2.2 (I/O)
I: 0; O: 1
P2.3
3
P2.3 (I/O)
I: 0; O: 1
P2.4
4
P2.4 (I/O)
I: 0; O: 1
P2.5
5
P2.5 (I/O)
I: 0; O: 1
P2.6
6
P2.6 (I/O)
I: 0; O: 1
P2.7
7
P2.7 (I/O)
I: 0; O: 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
49
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.12.3 Port P3 Input/Output With Schmitt Trigger
P3REN.x
P3DIR.x
DVSS
0
DVCC
1
P3OUT.x
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
P3IN.x
Bus
Keeper
Figure 6-4. Port P3 Input/Output With Schmitt Trigger
Table 6-16. Port P3 Pin Functions
PIN NAME (P3.x)
x
CONTROL BITS AND
SIGNALS
FUNCTION
P3DIR.x
P3.0
0
P3.0 (I/O)
I: 0; O: 1
P3.1
1
P3.1 (I/O)
I: 0; O: 1
P3.2
2
P3.2 (I/O)
I: 0; O: 1
P3.3
3
P3.3 (I/O)
I: 0; O: 1
P3.4
4
P3.4 (I/O)
I: 0; O: 1
P3.5
5
P3.5 (I/O)
I: 0; O: 1
P3.6
6
P3.6 (I/O)
I: 0; O: 1
P3.7
7
P3.7 (I/O)
I: 0; O: 1
50
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.4 Port P4.0 Input/Output With Schmitt Trigger
P4REN.x
P4DIR.x
0
From Module
1
DVSS
0
DVCC
1
P4OUT.x
0
From Module
1
P4SEL0.x
EN
D
To module
P4IN.x
Bus
Keeper
P4.0/TA1.1
Figure 6-5. Port P4.0 Input/Output With Schmitt Trigger
Table 6-17. Port P4.0 Pin Functions
PIN NAME (P4.x)
x
FUNCTION
P4.0 (I/O)
P4.0/TA1.1
0
CONTROL BITS AND SIGNALS
P4DIR.x
P4SEL0.x
I: 0; O: 1
0
TA1.CCI1A
0
TA1.1
1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
1
Detailed Description
51
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.12.5 Port P4.1 and P4.2 Input/Output With Schmitt Trigger
XIN, XOUT
P4REN.x
P4DIR.x
DVSS
0
DVCC
1
P4OUT.x
P4SEL0.x
P4IN.x
Bus
Keeper
P4.1/XIN
P4.2/XOUT
Figure 6-6. Port P4.1 and P4.2 Input/Output With Schmitt Trigger
Table 6-18. Port P4.1 and P4.2 Pin Functions
PIN NAME (P4.x)
P4.1/XIN
P4.2/XOUT
(1)
52
x
1
2
FUNCTION
P4.1 (I/O)
CONTROL BITS AND SIGNALS (1)
P4DIR.x
P4SEL0.x
I: 0; O: 1
0
XIN
P4.2 (I/O)
X
1
I: 0; O: 1
0
X
1
XOUT
X = don't care
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.6 Port 4.3, P4.4, P4.5, P4.6, and P4.7 Input/Output With Schmitt Trigger
P4REN.x
P4DIR.x
DVSS
0
DVCC
1
P4OUT.x
P4.3
P4.4
P4.5
P4.6
P4.7
P4IN.x
Bus
Keeper
Figure 6-7. Port 4.3, P4.4, P4.5, P4.6, and P4.7 Input/Output With Schmitt Trigger
Table 6-19. Port P4.3, P4.4, P4.5, P4.6, and P4.7 Pin Functions
PIN NAME (P4.x)
x
FUNCTION
CONTROL BITS AND
SIGNALS
P4DIR.x
P4.3
3
P4.3 (I/O)
I: 0; O: 1
P4.4
4
P4.4 (I/O)
I: 0; O: 1
P4.5
5
P4.5 (I/O)
I: 0; O: 1
P4.6
6
P4.6 (I/O)
I: 0; O: 1
P4.7
7
P4.7 (I/O)
I: 0; O: 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
53
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.12.7 Port P5.0, P5.1, P5.2, and P5.3 Input/Output With Schmitt Trigger
P5REN.x
P5DIR.x
0
From Module
1
DVSS
0
DVCC
1
P5OUT.x
0
From Module
1
P5.0/UCB0STE
P5.1/UCB0CLK
P5.2/UCB0SIMO/UCB0SDA
P5.3/UCB0SOMI/UCB0SCL
P5SEL0.x
EN
D
To module
P5IN.x
Bus
Keeper
Figure 6-8. Port P5.0, P5.1, P5.2, and P5.3 Input/Output With Schmitt Trigger
Table 6-20. Port P5.0, P5.1, P5.2, and P5.3 Pin Functions
PIN NAME (P5.x)
P5.0/UCB0STE
x
0
P5.1/UCB0CLK
1
P5.2/UCB0SIMO/UCB0SDA
2
P5.3/UCB0SOMI/UCB0SCL
54
Detailed Description
3
CONTROL BITS AND SIGNALS
FUNCTION
P5DIR.x
P5SEL0.x
I: 0; O: 1
0
UCB0STE
0
1
P5.1 (I/O)
I: 0; O: 1
0
UCB0CLK
0
1
P5.2 (I/O)
I: 0; O: 1
0
0
1
I: 0; O: 1
0
0
1
P5.0 (I/O)
UCB0SIMO/UCB0SDA
P5.3 (I/O)
UCB0SOMI/UCB0SCL
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.8 Port P5.4, P5.5, P5.6, and P5.7 Input/Output With Schmitt Trigger
P5REN.x
P5DIR.x
DVSS
0
DVCC
1
P5OUT.x
P5.4
P5.5
P5.6
P5.7
P5IN.x
Bus
Keeper
Figure 6-9. Port P5.4, P5.5, P5.6, and P5.7 Input/Output With Schmitt Trigger
Table 6-21. Port P5.4, P5.5, P5.6, and P5.7 Pin Functions
PIN NAME (P5.x)
x
FUNCTION
CONTROL BITS AND
SIGNALS
P5DIR.x
P5.4
4
P5.4 (I/O)
I: 0; O: 1
P5.5
5
P5.5 (I/O)
I: 0; O: 1
P5.6
6
P5.6 (I/O)
I: 0; O: 1
P5.7
7
P5.7 (I/O)
I: 0; O: 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
55
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.12.9 Port P6.0, P6.1, P6.2, and P6.3 Input/Output With Schmitt Trigger
P6REN.x
P6DIR.x
DVSS
0
DVCC
1
P6OUT.x
P6.0
P6.1
P6.2
P6.3
P6IN.x
Bus
Keeper
Figure 6-10. Port P6.0, P6.1, P6.2, and P6.3 Input/Output With Schmitt Trigger
Table 6-22. Port P6 Pin Functions
PIN NAME (P6.x)
x
CONTROL BITS AND
SIGNALS
FUNCTION
P6DIR.x
P6.0
0
P6.0 (I/O)
I: 0; O: 1
P6.1
1
P6.1 (I/O)
I: 0; O: 1
P6.2
2
P6.2 (I/O)
I: 0; O: 1
P6.3
3
P6.3 (I/O)
I: 0; O: 1
56
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.10 Port P6.4, P6.5, P6.6, and P6.7 Input/Output With Schmitt Trigger
P6REN.x
P6DIR.x
DVSS
0
DVCC
1
P6OUT.x
P6.4
P6.5
P6.6
P6.7
P6IN.x
Bus
Keeper
Figure 6-11. Port P6.4, P6.5, P6.6, and P6.7 Input/Output With Schmitt Trigger
Table 6-23. Port P6.4, P6.5, P6.6, and P6.7 Pin Functions
PIN NAME (P6.x)
x
FUNCTION
CONTROL BITS AND
SIGNALS
P6DIR.x
P6.4
4
P6.4 (I/O)
I: 0; O: 1
P6.5
5
P6.5 (I/O)
I: 0; O: 1
P6.6
6
P6.6 (I/O)
I: 0; O: 1
P6.7
7
P6.7 (I/O)
I: 0; O: 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
57
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.12.11 Port P7.0, P7.1, P7.2, and P7.3 Input/Output With Schmitt Trigger
P7REN.x
P7DIR.x
DVSS
0
DVCC
1
P7OUT.x
P7.0
P7.1
P7.2
P7.3
P7IN.x
Bus
Keeper
Figure 6-12. Port P7.0, P7.1, P7.2, and P7.3 Input/Output With Schmitt Trigger
Table 6-24. Port P7.0, P7.1, P7.2, and P7.3 Pin Functions
PIN NAME (P7.x)
x
CONTROL BITS AND
SIGNALS
FUNCTION
P7DIR.x
P7.0
0
P7.0 (I/O)
I: 0; O: 1
P7.1
1
P7.1 (I/O)
I: 0; O: 1
P7.2
2
P7.2 (I/O)
I: 0; O: 1
P7.3
3
P7.3 (I/O)
I: 0; O: 1
58
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.12 Port P7.4, P7.5, P7.6, and P7.7 Input/Output With Schmitt Trigger
P7REN.x
P7DIR.x
DVSS
0
DVCC
1
P7OUT.x
P7.4
P7.5
P7.6
P7.7
P7IN.x
Bus
Keeper
Figure 6-13. Port P7.4, P7.5, P7.6, and P7.7 Input/Output With Schmitt Trigger
Table 6-25. Port P7.4, P7.5, P7.6, and P7.7 Pin Functions
PIN NAME (P7.x)
x
FUNCTION
CONTROL BITS AND
SIGNALS
P7DIR.x
P7.4
4
P7.4 (I/O)
I: 0; O: 1
P7.5
5
P7.5 (I/O)
I: 0; O: 1
P7.6
6
P7.6 (I/O)
I: 0; O: 1
P7.7
7
P7.7 (I/O)
I: 0; O: 1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
59
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.9.12.13 Port P8.0 and P8.1 Input/Output With Schmitt Trigger
A8, A9
From ADC A
P8REN.x
P8DIR.x
0
From Module
1
DVSS
0
DVCC
1
P8OUT.x
0
From MCLK, ACLK
1
P8SEL0.x
EN
D
To module
P8IN.x
Bus
Keeper
P8.0/SMCLK/A8
P8.1/ACLK/A9
Figure 6-14. Port P8.0 and P8.1 Input/Output With Schmitt Trigger
Table 6-26. Port P8.0 and P8.1 Pin Functions
PIN NAME (P8.x)
x
FUNCTION
P8.0 (I/O)
P8.0/SMCLK/A8
0
(1)
(2)
60
1
P8DIR.x
P8SEL0.x
ADCPCTLx (2)
I: 0; O: 1
0
0
1
0
VSS
0
SMCLK
1
A8
X
X
1 (x = 8)
I: 0; O: 1
0
0
1
0
X
1 (x = 9)
P8.1 (I/O)
P8.1/ACLK/A9
CONTROL BITS AND SIGNALS (1)
VSS
0
ACLK
1
A9
X
X = don't care
Setting the ADCPCTLx bit in SYSCFG2 register disables both the output driver and the input Schmitt trigger to prevent leakage when
analog signals are applied.
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
6.9.12.14 Port P8.2 and P8.3 Input/Output With Schmitt Trigger
P8REN.x
P8DIR.x
0
From Module
1
DVSS
0
DVCC
1
P8OUT.x
0
From Module
1
P8SEL0.x
EN
D
To module
P8IN.x
Bus
Keeper
P8.2/TA1CLK
P8.3/TA1.2
Figure 6-15. Port P8.2 and P8.3 Input/Output With Schmitt Trigger
Table 6-27. Port P8.2 and P8.3 Pin Functions
PIN NAME (P8.x)
P8.2/TA1CLK
x
2
FUNCTION
P8DIR.x
P8SEL0.x
P8.2 (I/O)
I: 0; O: 1
0
TA1 CLK
0
VSS
1
P8.3 (I/O)
P8.3/TA1.2
3
CONTROL BITS AND SIGNALS
I: 0; O: 1
TA1.CCI2A
0
TA1.2
1
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
1
0
1
Detailed Description
61
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.10 Device Descriptors (TLV)
Table 6-28 lists the Device IDs of the MSP430FR203x device variants. Table 6-29 lists the contents of the
device descriptor tag-length-value (TLV) structure for MSP430FR203x devices.
Table 6-28. Device IDs
DEVICE ID
DEVICE
1A04h
1A05h
MSP430FR2033
75h
82h
MSP430FR2032
78h
82h
Table 6-29. Device Descriptors
DESCRIPTION
VALUE
Info Length
1A00h
06h
CRC Length
1A01h
06h
1A02h
Per unit
1A03h
Per unit
CRC Value (1)
Information Block
1A04h
Device ID
1A05h
1A06h
Per unit
Firmware Revision
1A07h
Per unit
Die Record Tag
1A08h
08h
Die Record Length
1A09h
0Ah
1A0Ah
Per unit
1A0Bh
Per unit
1A0Ch
Per unit
1A0Dh
Per unit
1A0Eh
Per unit
1A0Fh
Per unit
1A10h
Per unit
1A11h
Per unit
1A12h
Per unit
1A13h
Per unit
ADC Calibration Tag
1A14h
11h
ADC Calibration Length
1A15h
08h
1A16h
Per unit
1A17h
Per unit
1A18h
Per unit
Die Record
Die X Position
Die Y Position
Test Result
ADC Gain Factor
ADC Offset
ADC 1.5-V Reference Temperature Sensor 30°C
ADC 1.5-V Reference Temperature Sensor 85°C
(1)
62
See Table 6-28
Hardware Revision
Lot Wafer ID
ADC Calibration
MSP430FR203x
ADDRESS
1A19h
Per unit
1A1Ah
Per unit
1A1Bh
Per unit
1A1Ch
Per unit
1A1Dh
Per unit
The CRC value covers the checksum from 1A04h to 1A77h by applying the CRC-CCITT-16 polynomial of x16 + x12 + x5 + 1.
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-29. Device Descriptors (continued)
MSP430FR203x
DESCRIPTION
Reference and DCO
Calibration
ADDRESS
VALUE
Calibration Tag
1A1Eh
12h
Calibration Length
1A1Fh
04h
1A20h
Per unit
1A21h
Per unit
1A22h
Per unit
1A23h
Per unit
1.5-V Reference Factor
DCO Tap Settings for 16 MHz, Temperature 30°C (2)
(2)
This value can be directly loaded into DCO bits in CSCTL0 register to get accurate 16-MHz frequency at room temperature, especially
when MCU exits from LPM3 and below. TI suggests using a predivider to decrease the frequency, if the temperature drift might result an
overshoot beyond 16 MHz.
6.11 Memory
Table 6-30 summarizes the memory map of the MSP430FR203x devices.
Table 6-30. Memory Organization
ACCESS
MSP430FR2033
MSP430FR2032
Read/Write
(Optional Write Protect) (1)
15KB
FFFFh to FF80h
FFFFh to C400h
8KB
FFFFh to FF80h
FFFFh to E000h
Read/Write
2KB
27FFh to 2000h
1KB
23FFh to 2000h
Read/Write
(Optional Write Protect) (2)
512B
19FFh to 1800h
512B
19FFh to 1800h
Bootloader (BSL) Memory (ROM)
Read only
1KB
13FFh to 1000h
1KB
13FFh to 1000h
Peripherals
Read/Write
4KB
0FFFh to 0000h
4KB
0FFFh to 0000h
Memory (FRAM)
Main: interrupt vectors and signatures
Main: code memory
RAM
Information Memory (FRAM)
(1)
(2)
The Program FRAM can be write protected by setting PFWP bit in SYSCFG0 register. See the SYS chapter in the MSP430FR4xx and
MSP430FR2xx Family User's Guide for more details
The Information FRAM can be write protected by setting DFWP bit in SYSCFG0 register. See the SYS chapter in the MSP430FR4xx
and MSP430FR2xx Family User's Guide for more details
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
63
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.11.1 Peripheral File Map
Table 6-31 shows the base address and the memory size of the register region for each peripheral, and
Table 6-32 through Table 6-50 show all of the available registers for each peripheral and their address
offsets.
Table 6-31. Peripherals Summary
MODULE NAME
64
BASE ADDRESS
SIZE
REGISTERS
Special Functions
0100h
0010h
Table 6-32
PMM
0120h
0020h
Table 6-33
SYS
0140h
0030h
Table 6-34
CS
0180h
0020h
Table 6-35
FRAM
01A0h
0010h
Table 6-36
CRC
01C0h
0008h
Table 6-37
WDT
01CCh
0002h
Table 6-38
Port P1, P2
0200h
0020h
Table 6-39
Port P3, P4
0220h
0020h
Table 6-40
Port P5, P6
0240h
0020h
Table 6-41
Port P7, P8
0260h
0020h
Table 6-42
Capacitive Touch I/O
02E0h
0010h
Table 6-43
Timer0_A3
0300h
0030h
Table 6-44
Timer1_A3
0340h
0030h
Table 6-45
RTC
03C0h
0010h
Table 6-46
eUSCI_A0
0500h
0020h
Table 6-47
eUSCI_B0
0540h
0030h
Table 6-48
Backup Memory
0660h
0020h
Table 6-49
ADC
0700h
0040h
Table 6-50
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-32. Special Function Registers (Base Address: 0100h)
REGISTER DESCRIPTION
SFR interrupt enable
SFR interrupt flag
SFR reset pin control
REGISTER
OFFSET
SFRIE1
00h
SFRIFG1
02h
SFRRPCR
04h
Table 6-33. PMM Registers (Base Address: 0120h)
REGISTER DESCRIPTION
REGISTER
OFFSET
PMM control 0
PMMCTL0
00h
PMM control 1
PMMCTL1
02h
PMM control 2
PMMCTL2
04h
PMM interrupt flags
PMMIFG
0Ah
PM5 control 0
PM5CTL0
10h
Table 6-34. SYS Registers (Base Address: 0140h)
REGISTER DESCRIPTION
REGISTER
OFFSET
SYSCTL
00h
SYSBSLC
02h
JTAG mailbox control
SYSJMBC
06h
JTAG mailbox input 0
SYSJMBI0
08h
JTAG mailbox input 1
SYSJMBI1
0Ah
JTAG mailbox output 0
SYSJMBO0
0Ch
JTAG mailbox output 1
SYSJMBO1
0Eh
Bus Error vector generator
SYSBERRIV
18h
User NMI vector generator
SYSUNIV
1Ah
System control
Bootloader configuration area
System NMI vector generator
SYSSNIV
1Ch
Reset vector generator
SYSRSTIV
1Eh
System configuration 0
SYSCFG0
20h
System configuration 1
SYSCFG1
22h
System configuration 2
SYSCFG2
24h
Table 6-35. CS Registers (Base Address: 0180h)
REGISTER
OFFSET
CS control register 0
REGISTER DESCRIPTION
CSCTL0
00h
CS control register 1
CSCTL1
02h
CS control register 2
CSCTL2
04h
CS control register 3
CSCTL3
06h
CS control register 4
CSCTL4
08h
CS control register 5
CSCTL5
0Ah
CS control register 6
CSCTL6
0Ch
CS control register 7
CSCTL7
0Eh
CS control register 8
CSCTL8
10h
Table 6-36. FRAM Registers (Base Address: 01A0h)
REGISTER DESCRIPTION
REGISTER
OFFSET
FRAM control 0
FRCTL0
00h
General control 0
GCCTL0
04h
General control 1
GCCTL1
06h
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
65
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 6-37. CRC Registers (Base Address: 01C0h)
REGISTER
OFFSET
CRC data input
REGISTER DESCRIPTION
CRC16DI
00h
CRC data input reverse byte
CRCDIRB
02h
CRC initialization and result
CRCINIRES
04h
CRC result reverse byte
CRCRESR
06h
Table 6-38. WDT Registers (Base Address: 01CCh)
REGISTER DESCRIPTION
Watchdog timer control
REGISTER
OFFSET
WDTCTL
00h
Table 6-39. Port P1, P2 Registers (Base Address: 0200h)
REGISTER DESCRIPTION
REGISTER
OFFSET
P1IN
00h
P1OUT
02h
Port P1 direction
P1DIR
04h
Port P1 pulling register enable
P1REN
06h
Port P1 selection 0
P1SEL0
0Ah
Port P1 interrupt vector word
P1IV
0Eh
Port P1 interrupt edge select
P1IES
18h
P1IE
1Ah
P1IFG
1Ch
P2IN
01h
Port P2 output
P2OUT
03h
Port P2 direction
P2DIR
05h
Port P1 input
Port P1 output
Port P1 interrupt enable
Port P1 interrupt flag
Port P2 input
Port P2 pulling register enable
P2REN
07h
Port P2 selection 0 (1)
P2SEL0
0Bh
Port P2 interrupt vector word
P2IV
1Eh
Port P2 interrupt edge select
P2IES
19h
P2IE
1Bh
P2IFG
1Dh
Port P2 interrupt enable
Port P2 interrupt flag
(1)
Port P2 selection register does not feature any valid bits. P2SEL0 presents for 16-bit Port A operation with P1SEL0.
Table 6-40. Port P3, P4 Registers (Base Address: 0220h)
REGISTER DESCRIPTION
REGISTER
OFFSET
P3IN
00h
P3OUT
02h
Port P3 direction
P3DIR
04h
Port P3 pulling register enable
P3REN
06h
Port P3 selection 0 (1)
P3SEL0
0Ah
Port P3 input
Port P3 output
Port P4 input
P4IN
01h
Port P4 output
P4OUT
03h
Port P4 direction
P4DIR
05h
Port P4 pulling register enable
P4REN
07h
Port P4 selection 0
P4SEL0
0Bh
(1)
66
Port P3 selection register does not feature any valid bits. P3SEL0 presents for 16-bit Port B operation with P4SEL0.
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-41. Port P5, P6 Registers (Base Address: 0240h)
REGISTER DESCRIPTION
REGISTER
OFFSET
P5IN
00h
Port P5 output
P5OUT
02h
Port P5 direction
P5DIR
04h
Port P5 input
Port P5 pulling register enable
P5REN
06h
Port P5 selection 0
P5SEL0
0Ah
P6IN
01h
Port P6 output
P6OUT
03h
Port P6 direction
P6DIR
05h
Port P6 pulling register enable
P6REN
07h
P6SEL0
0Bh
Port P6 input
Port P6 selection 0
(1)
(1)
Port P6 selection register does not feature any valid bits. P6SEL0 presents for 16-bit Port C operation with P5SEL0.
Table 6-42. Port P7, P8 Registers (Base Address: 0260h)
REGISTER DESCRIPTION
REGISTER
OFFSET
P7IN
00h
Port P7 output
P7OUT
02h
Port P7 direction
P7DIR
04h
Port P7 pulling register enable
P7REN
06h
P7SEL0
0Ah
P8IN
01h
P8OUT
03h
Port P8 direction
P8DIR
05h
Port P8 pulling register enable
P8REN
07h
Port P8 selection 0
P8SEL0
0Bh
Port P7 input
Port P7 selection 0
(1)
Port P8 input
Port P8 output
(1)
Port P7 selection register does not feature any valid bits. P7SEL0 presents for 16-bit Port D operation with P8SEL0.
Table 6-43. Capacitive Touch I/O Registers (Base Address: 02E0h)
REGISTER DESCRIPTION
Capacitive Touch I/O 0 control
REGISTER
OFFSET
CAPTIO0CTL
0Eh
Table 6-44. Timer0_A3 Registers (Base Address: 0300h)
REGISTER DESCRIPTION
REGISTER
OFFSET
TA0CTL
00h
Capture/compare control 0
TA0CCTL0
02h
Capture/compare control 1
TA0CCTL1
04h
Capture/compare control 2
TA0CCTL2
06h
TA0 control
TA0 counter register
TA0R
10h
Capture/compare register 0
TA0CCR0
12h
Capture/compare register 1
TA0CCR1
14h
Capture/compare register 2
TA0CCR2
16h
TA0 expansion register 0
TA0 interrupt vector
TA0EX0
20h
TA0IV
2Eh
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
67
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Table 6-45. Timer1_A3 Registers (Base Address: 0340h)
REGISTER DESCRIPTION
REGISTER
OFFSET
TA1CTL
00h
Capture/compare control 0
TA1CCTL0
02h
Capture/compare control 1
TA1CCTL1
04h
Capture/compare control 2
TA1CCTL2
06h
TA1R
10h
Capture/compare register 0
TA1CCR0
12h
Capture/compare register 1
TA1CCR1
14h
Capture/compare register 2
TA1CCR2
16h
TA1EX0
20h
TA1IV
2Eh
TA1 control
TA1 counter register
TA1 expansion register 0
TA1 interrupt vector
Table 6-46. RTC Registers (Base Address: 03C0h)
REGISTER DESCRIPTION
REGISTER
OFFSET
RTCCTL
00h
RTCIV
04h
RTC modulo
RTCMOD
08h
RTC counter
RTCCNT
0Ch
RTC control
RTC interrupt vector
Table 6-47. eUSCI_A0 Registers (Base Address: 0500h)
REGISTER
OFFSET
eUSCI_A control word 0
REGISTER DESCRIPTION
UCA0CTLW0
00h
eUSCI_A control word 1
UCA0CTLW1
02h
eUSCI_A control rate 0
UCA0BR0
06h
UCA0BR1
07h
eUSCI_A control rate 1
eUSCI_A modulation control
UCA0MCTLW
08h
UCA0STAT
0Ah
eUSCI_A receive buffer
UCA0RXBUF
0Ch
eUSCI_A transmit buffer
UCA0TXBUF
0Eh
eUSCI_A LIN control
UCA0ABCTL
10h
eUSCI_A IrDA transmit control
lUCA0IRTCTL
12h
eUSCI_A IrDA receive control
IUCA0IRRCTL
13h
UCA0IE
1Ah
UCA0IFG
1Ch
UCA0IV
1Eh
eUSCI_A status
eUSCI_A interrupt enable
eUSCI_A interrupt flags
eUSCI_A interrupt vector word
Table 6-48. eUSCI_B0 Registers (Base Address: 0540h)
REGISTER
OFFSET
eUSCI_B control word 0
REGISTER DESCRIPTION
UCB0CTLW0
00h
eUSCI_B control word 1
UCB0CTLW1
02h
eUSCI_B bit rate 0
UCB0BR0
06h
eUSCI_B bit rate 1
UCB0BR1
07h
eUSCI_B status word
UCB0STATW
08h
eUSCI_B byte counter threshold
UCB0TBCNT
0Ah
eUSCI_B receive buffer
UCB0RXBUF
0Ch
eUSCI_B transmit buffer
UCB0TXBUF
0Eh
eUSCI_B I2C own address 0
UCB0I2COA0
14h
68
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Table 6-48. eUSCI_B0 Registers (Base Address: 0540h) (continued)
REGISTER
OFFSET
eUSCI_B I2C own address 1
REGISTER DESCRIPTION
UCB0I2COA1
16h
eUSCI_B I2C own address 2
UCB0I2COA2
18h
eUSCI_B I2C own address 3
UCB0I2COA3
1Ah
eUSCI_B receive address
UCB0ADDRX
1Ch
UCB0ADDMASK
1Eh
eUSCI_B address mask
eUSCI_B I2C slave address
eUSCI_B interrupt enable
eUSCI_B interrupt flags
eUSCI_B interrupt vector word
UCB0I2CSA
20h
UCB0IE
2Ah
UCB0IFG
2Ch
UCB0IV
2Eh
Table 6-49. Backup Memory Registers (Base Address: 0660h)
REGISTER
OFFSET
Backup Memory 0
REGISTER DESCRIPTION
BAKMEM0
00h
Backup Memory 1
BAKMEM1
02h
Backup Memory 2
BAKMEM2
04h
Backup Memory 3
BAKMEM3
06h
Backup Memory 4
BAKMEM4
08h
Backup Memory 5
BAKMEM5
0Ah
Backup Memory 6
BAKMEM6
0Ch
Backup Memory 7
BAKMEM7
0Eh
Backup Memory 8
BAKMEM8
10h
Backup Memory 9
BAKMEM9
12h
Backup Memory 10
BAKMEM10
14h
Backup Memory 11
BAKMEM11
16h
Backup Memory 12
BAKMEM12
18h
Backup Memory 13
BAKMEM13
1Ah
Backup Memory 14
BAKMEM14
1Ch
Backup Memory 15
BAKMEM15
1Eh
Table 6-50. ADC Registers (Base Address: 0700h)
REGISTER DESCRIPTION
REGISTER
OFFSET
ADC control register 0
ADCCTL0
00h
ADC control register 1
ADCCTL1
02h
ADC control register 2
ADCCTL2
04h
ADC window comparator low threshold
ADCLO
06h
ADC window comparator high threshold
ADCHI
08h
ADC memory control register 0
ADCMCTL0
0Ah
ADC conversion memory register
ADCMEM0
12h
ADCIE
1Ah
ADCIFG
1Ch
ADCIV
1Eh
ADC interrupt enable
ADC interrupt flags
ADC interrupt vector word
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Detailed Description
69
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
6.12 Identification
6.12.1 Revision Identification
The device revision information is shown as part of the top-side marking on the device package. The
device-specific errata sheet describes these markings. For links to the errata sheets for the devices in this
data sheet, see Section 8.4.
The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For
details on this value, see the "Hardware Revision" entries in Section 6.10.
6.12.2 Device Identification
The device type can be identified from the top-side marking on the device package. The device-specific
errata sheet describes these markings. For links to the errata sheets for the devices in this data sheet, see
Section 8.4.
A device identification value is also stored in the Device Descriptor structure in the Info Block section. For
details on this value, see the "Device ID" entries in Section 6.10.
6.12.3 JTAG Identification
Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in
detail in the MSP430 Programming With the JTAG Interface.
70
Detailed Description
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
7 Applications, Implementation, and Layout
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
7.1
Device Connection and Layout Fundamentals
This section discusses the recommended guidelines when designing with the MSP430FR413x devices.
These guidelines are to make sure that the device has proper connections for powering, programming,
debugging, and optimum analog performance.
7.1.1
Power Supply Decoupling and Bulk Capacitors
TI recommends connecting a combination of a 10-µF plus a 100-nF low-ESR ceramic decoupling
capacitor to the DVCC and DVSS pins. Higher-value capacitors may be used but can impact supply rail
ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple
(within a few millimeters).
DVCC
+
Power Supply
Decoupling
10 µF
100 nF
DVSS
Figure 7-1. Power Supply Decoupling
7.1.2
External Oscillator
This device supports only a low-frequency crystal (32 kHz) on the XIN and XOUT pins. External bypass
capacitors for the crystal oscillator pins are required.
It is also possible to apply digital clock signals to the XIN input pin that meet the specifications of the
respective oscillator if the appropriate XT1BYPASS mode is selected. In this case, the associated XOUT
pin can be used for other purposes. If they are left unused, they must be terminated according to
Section 4.4.
Figure 7-2 shows a typical connection diagram.
XIN
CL1
XOUT
CL2
Figure 7-2. Typical Crystal Connection
See MSP430 32-kHz Crystal Oscillators for more information on selecting, testing, and designing a crystal
oscillator with the MSP430 devices.
Applications, Implementation, and Layout
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
71
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
7.1.3
www.ti.com
JTAG
With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or
MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the
connections also support the MSP-GANG production programmers, thus providing an easy way to
program prototype boards, if desired. Figure 7-3 shows the connections between the 14-pin JTAG
connector and the target device required to support in-system programming and debugging for 4-wire
JTAG communication. Figure 7-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).
The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are
identical. Both can supply VCC to the target board (through pin 2). In addition, the MSP-FET and MSPFET430UIF interface modules and MSP-GANG have a VCC sense feature that, if used, requires an
alternate connection (pin 4 instead of pin 2). The VCC-sense feature senses the local VCC present on the
target board (that is, a battery or other local power supply) and adjusts the output signals accordingly.
Figure 7-3 and Figure 7-4 show a jumper block that supports both scenarios of supplying VCC to the
target board. If this flexibility is not required, the desired VCC connections may be hard-wired to eliminate
the jumper block. Pins 2 and 4 must not be connected at the same time.
For additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User’s
Guide.
VCC
Important to connect
MSP430FRxxx
J1 (see Note A)
DVCC
J2 (see Note A)
R1
47 kW
JTAG
VCC TOOL
VCC TARGET
2
1
4
3
6
TEST
RST/NMI/SBWTDIO
5
8
7
10
9
12
11
14
13
TDO/TDI
TDI
TDO/TDI
TDI
TMS
TMS
TCK
TCK
GND
RST
TEST/SBWTCK
C1
1 nF
(see Note B)
A.
B.
DVSS
If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used,
make connection J2.
The upper limit for C1 is 1.1 nF when using current TI tools.
Figure 7-3. Signal Connections for 4-Wire JTAG Communication
72
Applications, Implementation, and Layout
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
VCC
Important to connect
MSP430FRxxx
J1 (see Note A)
DVCC
J2 (see Note A)
R1
47 kΩ
(see Note B)
JTAG
VCC TOOL
VCC TARGET
2
1
4
3
6
5
8
7
10
9
12
11
14
13
TDO/TDI
RST/NMI/SBWTDIO
TCK
GND
TEST/SBWTCK
C1
1 nF
(see Note B)
A.
B.
DVSS
Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the
debug or programming adapter.
The device RST/NMI/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during
JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with
the device. The upper limit for C1 is 1.1 nF when using current TI tools.
Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)
7.1.4
Reset
The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function
Register (SFR), SFRRPCR.
In reset mode, the RST/NMI pin is active low, and a pulse applied to this pin that meets the reset timing
specifications generates a BOR-type device reset.
Setting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is
edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the
external NMI. When an external NMI event occurs, the NMIIFG is set.
The RST/NMI pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either
pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not.
If the RST/NMI pin is unused, it is required either to select and enable the internal pullup or to connect an
external 47-kΩ pullup resistor to the RST/NMI pin with a 1.1-nF pulldown capacitor. The pulldown
capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or
in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.
See the MSP430FR4xx and MSP430FR2xx Family User's Guide for more information on the referenced
control registers and bits.
7.1.5
Unused Pins
For details on the connection of unused pins, see Section 4.4.
Applications, Implementation, and Layout
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
73
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
7.1.6
www.ti.com
General Layout Recommendations
•
•
•
•
7.1.7
Proper grounding and short traces for external crystal to reduce parasitic capacitance. See MSP430
32-kHz Crystal Oscillators for recommended layout guidelines.
Proper bypass capacitors on DVCC and reference pins, if used.
Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital
switching signals such as PWM or JTAG signals away from the oscillator circuit.
Proper ESD level protection should be considered to protect the device from unintended high-voltage
electrostatic discharge. See MSP430 System-Level ESD Considerations for guidelines.
Do's and Don'ts
During power up, power down, and device operation, DVCC must not exceed the limits specified in
Section 5.1, Absolute Maximum Ratings. Exceeding the specified limits may cause malfunction of the
device including erroneous writes to RAM and FRAM.
7.2
Peripheral- and Interface-Specific Design Information
7.2.1
ADC Peripheral
7.2.1.1
Partial Schematic
Figure 7-5 shows the recommended circuit for external reference inputs to the ADC.
DVSS
Using an external
positive reference
VREF+/VEREF+
+
10 µF
100 nF
Using an external
negative reference
VEREF+
10 µF
100 nF
Figure 7-5. ADC Grounding and Noise Considerations
7.2.1.2
Design Requirements
As with any high-resolution ADC, appropriate PCB layout and grounding techniques should be followed to
eliminate ground loops, unwanted parasitic effects, and noise.
Ground loops are formed when return current from the ADC flows through paths that are common with
other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset
voltages that can add to or subtract from the reference or input voltages of the ADC. The general
guidelines in Section 7.1.1 combined with the connections shown in Section 7.2.1.1 prevent this.
In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital
switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free
design using separate analog and digital ground planes with a single-point connection to achieve high
accuracy.
Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The
internal reference module has a maximum drive current as described in the sections ADC Pin Enable and
1.2-V Reference Settings of the MSP430FR4xx and MSP430FR2xx Family User's Guide.
74
Applications, Implementation, and Layout
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are
selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage
enters the device. In this case, the 10-µF capacitor is used to buffer the reference pin and filter any lowfrequency ripple. A bypass capacitor of 100 nF is used to filter out any high-frequency noise.
7.2.1.3
Layout Guidelines
Components that are shown in the partial schematic (see Figure 7-5) should be placed as close as
possible to the respective device pins to avoid long traces, because they add additional parasitic
capacitance, inductance, and resistance on the signal.
Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM),
because the high-frequency switching can be coupled into the analog signal.
Applications, Implementation, and Layout
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
75
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
8 Device and Documentation Support
8.1
Getting Started
For an introduction to the MSP430 family of devices and the tools and libraries that are available to help
with your development, visit the MSP430™ ultra-low-power sensing & measurement MCUs overview.
8.2
Device Nomenclature
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all
MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS.
These prefixes represent evolutionary stages of product development from engineering prototypes (XMS)
through fully qualified production devices (MSP).
XMS – Experimental device that is not necessarily representative of the final device's electrical
specifications
MSP – Fully qualified production device
XMS devices are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
MSP devices have been characterized fully, and the quality and reliability of the device have been
demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (XMS) have a greater failure rate than the standard production
devices. TI recommends that these devices not be used in any production system because their expected
end-use failure rate still is undefined. Only qualified production devices are to be used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the
temperature range, package type, and distribution format. provides a legend for reading the complete
device name.
MSP
430
FR
2
033
I
PM
R
Distribution Format
Processor Family
Packaging
Platform
Memory Type
Temperature Range
Series
Processor Family
Feature Set
MSP = Mixed-Signal Processor
XMS = Experimental Silicon
Platform
430 = TI’s 16-Bit MSP430 Low-Power Microcontroller Platform
Memory Type
FR = FRAM
Series
2 = FRAM 2 series up to 16 MHz without LCD
Feature Set
First and Second Digits: ADC Channels / 16-bit Timers / I/Os
03 = Up to 10 / 3 / Up to 60
Temperature Range
I = –40°C to 85°C
Packaging
http://www.ti.com/packaging
Distribution Format
T = Small reel
R = Large reel
No marking = Tube or tray
Third Digit: FRAM (KB) / SRAM (KB)
3 = 16 / 2
2=8/1
Figure 8-1. Device Nomenclature
76
Device and Documentation Support
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
8.3
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Tools and Sofware
Table 8-1 lists the debug features supported by the MSP430FR203x microcontrollers. See the Code
Composer Studio™ IDE for MSP430™ MCUs User's Guide for details on the available features.
Table 8-1. Hardware Features
MSP430
ARCHITECTURE
4-WIRE
JTAG
2-WIRE
JTAG
BREAKPOINTS
(N)
RANGE
BREAKPOINTS
CLOCK
CONTROL
STATE
SEQUENCER
TRACE
BUFFER
LPMX.5
DEBUGGING
SUPPORT
MSP430Xv2
Yes
Yes
3
Yes
Yes
No
No
No
Design Kits and Evaluation Modules
MSP430FR4133 LaunchPad Development Kit
The MSP-EXP430FR4133 LaunchPad development kit is an easy-to-use Evaluation Module (EVM) for the
MSP430FR4133 microcontroller. It contains everything needed to start developing on the MSP430 ultralow-power (ULP) FRAM-based microcontroller (MCU) platform, including on-board emulation for
programming, debugging, and energy measurements.
MSP-TS430PM64D Target Development Board for MSP430FR2x/4x MCUs
The MSP-TS430PM64D is a stand-alone 64-pin ZIF socket target board used to program and debug the
MSP430 MCU in-system through the JTAG interface or the Spy Bi-Wire (2-wire JTAG) protocol.
MSP-FET430U64D Target Development Board (64-pin) and MSP-FET Programmer Bundle for
MSP430FR2x/4x MCUs
The MSP-FET430U64D is a bundle containing the MSP-FET emulator and MSP-TS430PM64D 64-pin ZIF
socket target board to program and debug the MSP430 MCU in-system through the JTAG interface or the
Spy Bi-Wire (2-wire JTAG) protocol.
Software
MSP430Ware™ Software
MSP430Ware software is a collection of code examples, data sheets, and other design resources for all
MSP430 devices delivered in a convenient package. In addition to providing a complete collection of
existing MSP430 MCU design resources, MSP430Ware software also includes a high-level API called
MSP Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is
available as a component of CCS or as a stand-alone package.
MSP430FR413x, MSP430FR203x Code Examples
C code examples are available for every MSP device that configures each of the integrated peripherals for
various application needs.
FRAM Embedded Software Utilities for MSP Ultra-Low-Power Microcontrollers
The TI FRAM Utilities software is designed to grow as a collection of embedded software utilities that
leverage the ultra-low-power and virtually unlimited write endurance of FRAM. The utilities are available
for MSP430FRxx FRAM microcontrollers and provide example code to help start application development.
Device and Documentation Support
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
77
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
MSP430 Touch Pro GUI
The MSP430 Touch Pro Tool is a PC-based tool that can be used to verify capacitive touch button,
slider,and wheel designs. The tool receives and visualizes captouch sensor data to help the user quickly
and easily evaluate, diagnose, and tune button, slider, and wheel designs.
MSP430 Touch Power Designer GUI
The MSP430 Capacitive Touch Power Designer enables the calculation of the estimated average current
draw for a given MSP430 capacitive touch system. By entering system parameters such as operating
voltage, frequency, number of buttons, and button gate time, the user can have a power estimate for a
given capacitive touch configuration on a given device family in minutes.
Digital Signal Processing (DSP) Library for MSP Microcontrollers
The Digital Signal Processing library is a set of highly optimized functions to perform many common signal
processing operations on fixed-point numbers for MSP430 and MSP432 microcontrollers. This function set
is typically used for applications where processing-intensive transforms are done in real-time for minimal
energy and with very high accuracy. This optimal use of the MSP intrinsic hardware for fixed-point math
allows for significant performance gains.
MSP Driver Library
The abstracted API of MSP Driver Library provides easy-to-use function calls that free you from directly
manipulating the bits and bytes of the MSP430 hardware. Thorough documentation is delivered through a
helpful API Guide, which includes details on each function call and the recognized parameters.
Developers can use Driver Library functions to write complete projects with minimal overhead.
MSP EnergyTrace Technology
EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that
measures and displays the energy profile of the application and helps to optimize it for ultra-low-power
consumption.
ULP (Ultra-Low Power) Advisor
ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully use the unique
ultra-low-power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new
microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to help
minimize the energy consumption of your application. At build time, ULP Advisor provides notifications and
remarks to highlight areas of your code that can be further optimized for lower power.
Fixed Point Math Library for MSP
The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision
mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point
code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive
real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By
using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and
energy consumption considerably lower than equivalent code written using floating-point math.
Floating Point Math Library for MSP430
Continuing to innovate in the low-power and low-cost microcontroller space, TI provides MSPMATHLIB.
Leveraging the intelligent peripherals of our devices, this floating-point math library of scalar functions is
up to 26 times faster than the standard MSP430 math functions. Mathlib is easy to integrate into your
designs. This library is free and is integrated in both Code Composer Studio IDE and IAR Embedded
Workbench IDE.
Development Tools
Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers
78
Device and Documentation Support
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Code Composer Studio (CCS) integrated development environment (IDE) supports all MSP
microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug
embedded applications. CCS includes an optimizing C/C++ compiler, source code editor, project build
environment, debugger, profiler, and many other features.
Device and Documentation Support
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
79
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
www.ti.com
Command-Line Programmer
MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a
FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can
download binary files (.txt or .hex) directly to the MSP microcontroller without an IDE.
MSP MCU Programmer and Debugger
The MSP-FET is a powerful emulation development tool – often called a debug probe – which lets users
quickly begin application development on MSP low-power MCUs. Creating MCU software usually requires
downloading the resulting binary program to the MSP device for validation and debugging.
MSP-GANG Production Programmer
The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight
identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer
connects to a host PC using a standard RS-232 or USB connection and provides flexible programming
options that let the user fully customize the process.
8.4
Documentation Support
The following documents describe the MSP430FR203x microcontrollers. Copies of these documents are
available on the Internet at www.ti.com.
Receiving Notification of Document Updates
To receive notification of documentation updates—including silicon errata—go to the product folder for
your device on ti.com (for links to product folders, see Section 8.5). In the upper right corner, click the
"Alert me" button. This registers you to receive a weekly digest of product information that has changed (if
any). For change details, check the revision history of any revised document.
Errata
MSP430FR2033 Device Erratasheet
Describes the known exceptions to the functional specifications for all silicon revisions of this device.
MSP430FR2032 Device Erratasheet
Describes the known exceptions to the functional specifications for all silicon revisions of this device.
User's Guides
MSP430FR4xx and MSP430FR2xx Family User's Guide
Detailed description of all modules and peripherals available in this device family.
MSP430 FRAM Device Bootloader (BSL) User's Guide
The bootloader (BSL) on MSP430 MCUs lets users communicate with embedded memory in the MSP430
MCU during the prototyping phase, final production, and in service. Both the programmable memory
(FRAM memory) and the data memory (RAM) can be modified as required.
MSP430 Programming With the JTAG Interface
This document describes the functions that are required to erase, program, and verify the memory module
of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port.
In addition, it describes how to program the JTAG access security fuse that is available on all MSP430
devices. This document describes device access using both the standard 4-wire JTAG interface and the
2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
MSP430 Hardware Tools User's Guide
This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the
program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types,
the parallel port interface and the USB interface, are described.
80
Device and Documentation Support
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
Application Reports
MSP430 FRAM Technology – How To and Best Practices
FRAM is a nonvolatile memory technology that behaves similar to SRAM while enabling a whole host of
new applications, but also changing the way firmware should be designed. This application report outlines
the how to and best practices of using FRAM technology in MSP430 from an embedded software
development perspective. It discusses how to implement a memory layout according to application-specific
code, constant, data space requirements, and the use of FRAM to optimize application energy
consumption.
MSP430 32-kHz Crystal Oscillators
Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal
oscillator. This application report summarizes crystal oscillator function and explains the parameters to
select the correct crystal for MSP430 ultra-low-power operation. In addition, hints and examples for correct
board layout are given. The document also contains detailed information on the possible oscillator tests to
ensure stable oscillator operation in mass production.
MSP430 System-Level ESD Considerations
System-level ESD has become increasingly demanding with silicon technology scaling towards lower
voltages and the need for designing cost-effective and ultra-low-power components. This application
report addresses three different ESD topics to help board designers and OEMs understand and design
robust system-level designs.
8.5
Related Links
Table 8-2 lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 8-2. Related Links
PARTS
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
MSP430FR2033
Click here
Click here
Click here
Click here
Click here
MSP430FR2032
Click here
Click here
Click here
Click here
Click here
8.6
Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the
respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;
see TI's Terms of Use.
TI E2E™ Community
TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At
e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow
engineers.
TI Embedded Processors Wiki
Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded
processors from Texas Instruments and to foster innovation and growth of general knowledge about the
hardware and software surrounding these devices.
8.7
Trademarks
MSP430, MSP430Ware, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
Device and Documentation Support
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
81
MSP430FR2033, MSP430FR2032
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
8.8
www.ti.com
Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
8.9
Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
82
Device and Documentation Support
Copyright © 2014–2019, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
MSP430FR2033, MSP430FR2032
www.ti.com
SLASE45E – OCTOBER 2014 – REVISED DECEMBER 2019
9 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the
most current data available for the designated devices. This data is subject to change without notice and
revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Mechanical, Packaging, and Orderable Information
Submit Documentation Feedback
Product Folder Links: MSP430FR2033 MSP430FR2032
Copyright © 2014–2019, Texas Instruments Incorporated
83
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
MSP430FR2032IG48
ACTIVE
TSSOP
DGG
48
40
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2032
MSP430FR2032IG48R
ACTIVE
TSSOP
DGG
48
2000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2032
MSP430FR2032IG56
ACTIVE
TSSOP
DGG
56
35
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2032
MSP430FR2032IG56R
ACTIVE
TSSOP
DGG
56
2000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2032
MSP430FR2032IPMR
ACTIVE
LQFP
PM
64
1000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2032
MSP430FR2033IG48
ACTIVE
TSSOP
DGG
48
40
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2033
MSP430FR2033IG48R
ACTIVE
TSSOP
DGG
48
2000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2033
MSP430FR2033IG56
ACTIVE
TSSOP
DGG
56
35
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2033
MSP430FR2033IG56R
ACTIVE
TSSOP
DGG
56
2000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2033
MSP430FR2033IPM
ACTIVE
LQFP
PM
64
160
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2033
MSP430FR2033IPMR
ACTIVE
LQFP
PM
64
1000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
FR2033
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
