Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
PCM1789
Burr-Brown Audio
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
PCM1789 24-Bit, 192-kHz Sampling, Enhanced Multi-Level ΔΣ,
Stereo, Audio Digital-to-Analog Converter
1 Features
2 Applications
•
•
•
•
•
•
•
1
•
•
•
•
•
•
•
•
•
Enhanced Multi-Level Delta-Sigma DAC:
– High Performance: Differential, fS = 48 kHz
– THD+N: –94 dB
– SNR: 113 dB
– Dynamic Range: 113 dB
– Sampling Rate: 8 kHz to 192 kHz
– System Clock: 128 fS, 192 fS, 256 fS, 384 fS,
512 fS, 768 fS, 1152 fS
– Differential Voltage Output: 8 VPP
– Analog Low-Pass Filter Included
– 4x/8x Oversampling Digital Filter:
– Passband Ripple: ±0.0018 dB
– Stop Band Attenuation: –75 dB
– Zero Flags (16-, 20-, 24-Bits)
Flexible Audio Interface:
– I/F Format: I2S, Left-/Right-Justified, DSP
– Data Length: 16, 20, 24, 32 Bits
Flexible Mode Control:
– 3-Wire SPI, 2-Wire I2C-Compatible Serial
Control Interface, or Hardware Control
– Connect Up To 4 Devices on One SPI Bus
Multi Functions via SPI or I2C I/F:
– Audio I/F Format Select: I2S, Left-Justified,
Right-Justified, DSP
– Digital Attenuation and Soft Mute
– Digital De-Emphasis: 32kHz, 44.1kHz, 48kHz
– Data Polarity Control
– Power-Save Mode
Multi Functions via Hardware Control:
– Audio I/F Format Select: I2S, Left-Justified
– Digital De-Emphasis Filter: 44.1kHz
Analog Mute by Clock Halt Detection
External Reset Pin
Power Supplies:
– 5 V for Analog and 3.3 V for Digital
Package: TSSOP-24
Operating Temperature Range: –40°C to 85°C
Blu-ray Disc™ Players
DVD Players
AV Receivers
Home Theaters
Car Audio External Amplifiers
Car Audio AVN Applications
3 Description
The PCM1789 is a high-performance, single-chip, 24bit, stereo, audio digital-to-analog converter (DAC)
with differential outputs. The two-channel, 24-bit DAC
employs an enhanced multi-level, delta-sigma (ΔΣ)
modulator, and supports 8 kHz to 192 kHz sampling
rates and a 16-, 20-, 24-, 32-bit width digital audio
input word on the audio interface. The audio interface
of PCM1789 supports a 24-bit, DSP format in
addition to I2S, left-justified, and right-justified
formats.
The PCM1789 can be controlled through a three-wire,
SPI-compatible or two-wire, I2C-compatible serial
interface in software, which provides access to all
functions including digital attenuation, soft mute, deemphasis, and so forth. Also, hardware control mode
provides two user-programmable functions through
two control pins. The PCM1789 is available in a 24pin TSSOP package.
Device Information(1)
PART NUMBER
PCM1789
PACKAGE
BODY SIZE (NOM)
TSSOP (24)
4.40 mm x 7.80 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
PCM1789 Typical Application
DSP
Data
LRCK
BCK
LPF
TPA3116D2
LPF
TPA3116D2
PCM1789
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
4
4
4
5
5
6
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics: Digital Input/Output..........
Electrical Characteristics: DAC .................................
Electrical Characteristics: Power-Supply
Requirements.............................................................
6.8 System Clock Timing Requirements.........................
6.9 Audio Interface Timing Requirements.......................
6.10 Three-Wire Timing Requirements ..........................
6.11 SCL and SDA Timing Requirements ......................
6.12 Typical Characteristics ............................................
7
7.2
7.3
7.4
7.5
8
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
Register Maps ........................................................
13
13
18
23
Application and Implementation ........................ 29
8.1 Application Information............................................ 29
8.2 Typical Application ................................................. 31
8.3 Application Curve .................................................... 32
9 Power Supply Recommendations...................... 32
10 Layout................................................................... 33
10.1 Layout Guidelines ................................................. 33
10.2 Layout Example .................................................... 33
11 Device and Documentation Support ................. 34
7
7
7
8
8
9
Detailed Description ............................................ 13
11.1
11.2
11.3
11.4
11.5
Documentation Support ........................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
34
34
34
34
34
12 Mechanical, Packaging, and Orderable
Information ........................................................... 34
7.1 Overview ................................................................. 13
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (January 2009) to Revision B
•
Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section. .............................................................. 1
Changes from Original (October 2008) to Revision A
•
2
Page
Page
Changed Figure 39 .............................................................................................................................................................. 31
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
5 Pin Configuration and Functions
PW Package
24-Pin TSSOP
Top View
LRCK
1
24 ADR5/ADR1/RSV
BCK
2
23 MS/ADR0/RSV
DIN
3
22 MC/SCL/FMT
RST
4
21 MD/SDA/DEMP
SCKI
5
20 MODE
19 ZERO1
VDD
6
DGND
7
18 ZERO2/AMUTEO
VCC1
8
17 AMUTEI
VCOM
9
16 VCC2
PCM1789
15 AGND2
AGND1 10
VOUTL- 11
14 VOUTR-
VOUTL+ 12
13 VOUTR+
Pin Functions
PIN
I/O
PULLDOWN
5-V
TOLERANT
1
I
Yes
No
Audio data word clock input
2
I
Yes
No
Audio data bit clock input
DIN
3
I
No
No
Audio data input
RST
4
I
Yes
Yes
Reset and power-down control input with active low
SCKI
5
I
No
Yes
System clock input
VDD
6
—
—
—
Digital power supply, +3.3 V
DGND
7
—
—
—
Digital ground
VCC1
8
—
—
—
Analog power supply 1, +5 V
VCOM
9
—
—
—
Voltage common decoupling
AGND1
10
—
—
—
Analog ground 1
VOUTL–
11
O
No
No
Negative analog output from DAC left channel
VOUTL+
12
O
No
No
Positive analog output from DAC left channel
VOUTR+
13
O
No
No
Positive analog output from DAC right channel
VOUTR–
14
O
No
No
Negative analog output from DAC right channel
AGND2
15
—
—
—
Analog ground 2
VCC2
16
—
—
—
Analog power supply 2, +5 V
AMUTEI
17
I
No
Yes
Analog mute control input with active low
ZERO2/AMUTEO
18
O
No
No
Zero detect flag output 2/Analog mute control output (1) with active low
ZERO1
19
O
No
No
Zero detect flag output 1
MODE
20
I
No
No
Control port mode selection. Tied to VDD: SPI, ADR6 = 1, pull-up: SPI,
ADR6 = 0, pull-down: H/W auto mode, tied to DGND: I2C
MD/SDA/DEMP
21
I/O
No
Yes
Input data for SPI, data for I2C (1), de-emphasis control for hardware
control mode
MC/SCL/FMT
22
I
No
Yes
Clock for SPI, clock for I2C, format select for hardware control mode
MS/ADR0/RSV
23
I
Yes
Yes
Chip Select for SPI, address select 0 for I2C, reserve (set low) for
hardware control mode
ADR5/ADR1/RSV
24
I
No
Yes
Address select 5 for SPI, address select 1 for I2C, reserve (set low) for
hardware control mode
NAME
NO.
LRCK
BCK
(1)
DESCRIPTION
Open-drain configuration in out mode.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
3
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
Supply voltage
MIN
MAX
VCC1, VCC2
–0.3
6.5
VDD
–0.3
4.0
UNIT
V
Ground voltage
differences
AGND1, AGND2, DGND
±0.1
V
Supply voltage
differences
VCC1, VCC2
0.1
V
RST, ADR5, MS, MC, MD, SCKI, AMUTEI
–0.3
6.5
BCK, LRCK, DIN, MODE, ZERO1, ZERO2
–0.3
(VDD + 0.3) < +4.0
VCOM, VOUTL±, VOUTR±
–0.3
(VCC + 0.3) < +6.5
V
±10
mA
125
°C
Junction temperature
150
°C
Package temperature (IR reflow, peak)
260
°C
150
°C
Digital input voltage
Analog input voltage
Input current (all pins except supplies)
Ambient temperature under bias
–40
Storage temperature, Tstg
(1)
–55
V
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic
discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±1000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±250
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
Analog supply voltage, VCC
4.5
5.0
5.5
V
Digital supply voltage, VDD
3.0
3.3
3.6
V
Digital Interface
Digital input clock frequency
Analog output voltage
Analog output load resistance
LVTTL-compatible
Sampling frequency, LRCK
System clock frequency, SCKI
8
192
kHz
2.048
36.864
MHz
Differential
8
To ac-coupled GND
5
To dc-coupled GND
15
Digital output load capacitance
4
PCM1789 consumer grade
Submit Documentation Feedback
–40
VPP
kΩ
Analog output load capacitance
Operating free-air temperature
UNIT
25
50
pF
20
pF
85
°C
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
6.4 Thermal Information
PCM1789
THERMAL METRIC (1)
PW (TSSOP)
UNIT
24 PINS
RθJA
Junction-to-ambient thermal resistance
87.8
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
19.3
°C/W
RθJB
Junction-to-board thermal resistance
42.6
°C/W
ψJT
Junction-to-top characterization parameter
0.5
°C/W
ψJB
Junction-to-board characterization parameter
42.1
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 Electrical Characteristics: Digital Input/Output
All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
8
48
192
kHz
2.048
36.864
MHz
2.0
VDD
VDC
0.8
VDC
5.5
VDC
0.8
VDC
±10
μA
±10
μA
+100
μA
±10
μA
DATA FORMAT
fS
Sampling frequency
System clock frequency
128 fS, 192 fS, 256 fS,
384 fS, 512 fS, 768 fS, 1152 fS
INPUT LOGIC
LOGIC FAMILY
VIH
Input logic level, high (BCK, LRCK,
and DIN)
VIL
Input logic level, low (BCK, LRCK,
and DIN)
VIH
Input logic current, high (SCKI,
ADR5/ADR1/RSV, MC/SCL/FMT,
MD/SDA?DEMP, and AMUTEI)
VIL
Input logic current, low (SCKI,
ADR5/ADR1/RSV, MC/SCL/FMT,
MD/SDA/DEMP, and AMUTEI)
IIH
Input logic current, high (DIN,
SCKI, ADR5/ADR1/RSV,
MC/SCL/FMT, MD/SDA/DEMP,
and AMUTEI)
IIL
Input logic current, low (DIN, SCKI,
ADR5/ADR1/RSV, MC/SCL/FMT,
VIN = 0 V
MD/SDA/DEMP, and AMUTEI)
IIH
Input logic current, high (BCK,
LRCK, RST, MS/ADR0/RSV)
VIN = VDD
Input logic current, low (BCK,
LRCK, RST, MS/ADR0/RSV)
VIN = 0 V
2.0
VIN = VDD
+65
OUTPUT LOGIC
VOH
Output logic level, high (ZERO1
and ZERO2)
IOUT = –4 mA
VOL
Output logic level, high (ZERO1
and ZERO2)
IOUT = +4 mA
2.4
VDC
0.4
VDC
REFERENCE OUTPUT
VCOM output voltage
0.5 × VCC1
VCOM output impedance
V
7.5
Allowable VCOM output
source/sink current
kΩ
1
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
μA
5
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
6.6 Electrical Characteristics: DAC
All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
PARAMETER
TEST CONDITIONS
RESOLUTION
MIN
TYP
16
24
x
MAX
UNIT
Bits
DC ACCURACY
Gain mismatch channel-to-channel
±2.0
±6.0
% of FSR
Gain error
±2.0
±6.0
% of FSR
Bipolar zero error
±1.0
DYNAMIC PERFORMANCE (1)
THD+N
Total harmonic distortion + noise
fS = 48 kHz
–94
fS = 96 kHz
–94
dB
fS = 192 kHz
–94
dB
113
dB
fS = 96 kHz, EIAJ, A-weighted
113
dB
fS = 192 kHz, EIAJ, A-weighted
113
dB
113
dB
fS = 96 kHz, EIAJ, A-weighted
113
dB
fS = 192 kHz, EIAJ, A-weighted
113
dB
VOUT = 0 dB
fS = 48 kHz, EIAJ, A-weighted
Dynamic range
fS = 48 kHz, EIAJ, A-weighted
SNR
% of FSR
(2)
Signal-to-noise ratio
fS = 48 kHz
Channel separation
106
106
103
–88
dB
109
dB
fS = 96 kHz
109
dB
fS = 192 kHz
108
dB
1.6 × VCC1
VPP
ANALOG OUTPUT
Output voltage
Differential
Center voltage
Load impedance
LPF frequency response
0.5 × VCC1
To ac-coupled GND (3)
5
To dc-coupled GND (3)
15
V
kΩ
kΩ
f = 20 kHz
–0.04
dB
f = 44 kHz
–0.18
dB
DIGITAL FILTER PERFORMANCE WITH SHARP ROLL-OFF
Passband (single, dual)
Except SCKI = 128 fS and 192 fS
0.454 × fS
Hz
SCKI = 128 fS and 192 fS
0.432 × fS
Hz
0.432 × fS
Hz
Passband (quad)
Stop band (single, dual)
Except SCKI = 128 fS and 192 fS
0.546 × fS
Hz
SCKI = 128 fS and 192 fS
0.569 × fS
Hz
Stop band (quad)
0.569 × fS
Passband ripple
< 0.454 × fS, 0.432 × fS
Stop band attenuation
> 0.546 × fS, 0.569 × fS
Hz
±0.0018
–75
dB
dB
DIGITAL FILTER PERFORMANCE WITH SLOW ROLL-OFF
Passband
Stop band
0.328 × fS
Hz
±0.0013
dB
0.673 × fS
Passband ripple
< 0.328 × fS
Stop band attenuation
> 0.673 × fS
Hz
–75
dB
DIGITAL FILTER PERFORMANCE
Except SCKI = 128 fS and 192 fS
28/fS
sec
SCKI = 128 fS and 192 fS
19/fS
sec
Group delay time (quad)
19/fS
sec
De-emphasis error
±0.1
dB
Group delay time (single, dual)
(1)
(2)
(3)
6
In differential mode at VOUTx± pin, fOUT = 1 kHz, using Audio Precision System II, Average mode with 20-kHz LPF and 400-Hz HPF.
fS = 48 kHz: SCKI = 512 fS (single), fS = 96 kHz : SCKI = 256 fS (dual), fS = 192 kHz : SCKI = 128 fS (quad).
Allowable minimum input resistance of differential-to-single-ended converter with D-to-S gain = G is calculated as (1 + 2G)/(1 + G) × 5k
for ac-coupled, and (1+ 0.9G)/(1 + G) × 15k for dc-coupled connection; refer to Figure 37 and Figure 38.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
6.7 Electrical Characteristics: Power-Supply Requirements
All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
4.5
5.0
5.5
VDC
3.0
3.3
3.6
VDC
fS = 48 kHz
19
28
mA
fS = 192 kHz
19
POWER-SUPPLY REQUIREMENTS
VCC1/2
VDD
Voltage range
ICC
Supply current
IDD
Full power-down
(1)
18
fS = 192 kHz
mA
mA
μA
60
154
fS = 192 kHz
Full power-down
30
22
(1)
fS = 48 kHz
Power dissipation
μA
170
fS = 48 kHz
Full power-down
mA
(1)
239
mW
168
mW
1.05
mW
TEMPERATURE RANGE
θJA
(1)
Operating temperature
PCM1789 consumer grade
Thermal resistance
TSSOP-24
–40
+85
115
°C
°C/W
SCKI, BCK, and LRCK stopped.
6.8 System Clock Timing Requirements
(see Figure 19)
MIN
NOM
MAX
UNIT
tSCY
System clock cycle tiime
27
ns
tSCH
Syst4em clock width high
10
ns
tSCL
System clock width low
10
—
System clock duty cycle
ns
40%
60%
MIN
NOM
6.9 Audio Interface Timing Requirements
(see Figure 35)
MAX
UNIT
tBCY
BCK cycle time
75
ns
tBCH
BCK pulse width high
35
ns
tBCL
BCK pulse width low
35
tLRW
LRCK pulse width high (LJ, RJ and I2S formats)
ns
1/(2 × fS)
1/(2 × fS)
tBCY
s
LRCK pulse width high (DSP format)
tBCY
tLRS
LRCK setup time to BCK rising edge
10
ns
tLRH
LRCK hold time to BCK rising edge
10
ns
tDIS
DIN setup time to BCK rising edge
10
ns
tDIH
DIN hold time to BCK rising edge
10
ns
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
s
7
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
6.10 Three-Wire Timing Requirements
(See Figure 24)
MIN
NOM
MAX
UNIT
tMCY
MC pulse cycle time
100
ns
tMCL
MC low-level time
40
ns
tMCH
MC high-level time
40
ns
tHCH
MS high-level time
tMCY
ns
tMSS
MS falling edge to MC rising edge
30
ns
tMHS
MS rising edge from MC rising edge for LSB
15
ns
tMDH
MS hold time
15
ns
tMDS
MD setup time
15
ns
6.11 SCL and SDA Timing Requirements
(See Figure 1)
STANDARD MODE
MIN
FAST MODE
MAX
MIN
100
MAX
fSCL
SCL clock frequency
tBUF
Bus free time between STOP and START condition
4.7
1.3
μs
tLOW
Low period of the SCL clock
4.7
1.3
μs
tHI
High period of the SCL clock
4.0
0.6
μs
tS-SU
Setup time for START/Repeated START condition
4.7
0.6
μs
tS-HD
Hold time for START/Repeated START condition
4.0
0.6
μs
tD-SU
Data setup time
250
100
tD-HD
Data hold time
tSCL-R
0
400
UNIT
kHz
ns
3450
0
900
ns
Rise time of SCL signal
1000
20 + 0.1 CB
300
ns
tSCL-F
Fall time of SCL signal
1000
20 + 0.1 CB
300
ns
tSDA-R
Rise time of SDA signal
1000
20 + 0.1 CB
300
ns
tSDA-F
Fall time of SDA signal
1000
20 + 0.1 CB
300
tP-SU
Setup time for STOP condition
tGW
Allowable glitch width
N/A
50
ns
CB
Capacitive load for SDA and SCL line
400
100
pF
VNH
Noise margin at high level for each connected device(including hysteresis)
0.2 × VDD
0.2 × VDD
V
VNL
Noise margin at low level for each connected device (including hysteresis)
0.1 × VDD
0.1 × VDD
V
VHYS
Hysteresis of Schmitt trigger input
N/A
0.05 × VDD
V
4.0
Repeated
START
START
tBUF
STOP
tD-HD
tD-SU
ns
μs
0.6
tSDA-R
tP-SU
SDA
tSCL-R
tSDA-F
tS-HD
tLOW
SCL
tSCL-F
tS-HD
tHI
tS-SU
Figure 1. SCL and SDA Control Interface Timing
8
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
6.12 Typical Characteristics
6.12.1 Digital Filter
All specifications at TA = 25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
0
0.010
Sharp
Slow
Sharp
Slow
0.008
0.006
-40
Amplitude (dB)
Amplitude (dB)
-20
-60
-80
0.004
0.002
0
-0.002
-0.004
-100
-0.006
-120
-0.008
-140
0
1
2
-0.010
4
3
0
0.1
Normalized Frequency (fS)
Figure 2. Frequency Response (Single Rate)
0.5
0.4
0.010
Sharp
Slow
-20
Sharp
Slow
0.008
0.006
-40
Amplitude (dB)
Amplitude (dB)
0.3
Figure 3. Frequency Response Passband (Single Rate)
0
-60
-80
0.004
0.002
0
-0.002
-0.004
-100
-0.006
-120
-0.008
-140
0
1
2
-0.010
4
3
0
0.1
Normalized Frequency (fS)
0.2
0.3
0.5
0.4
Normalized Frequency (fS)
Figure 4. Frequency Response (Dual Rate)
Figure 5. Frequency Response Passband (Dual Rate)
0
0.010
Sharp
Slow
-20
Sharp
Slow
0.008
0.006
-40
Amplitude (dB)
Amplitude (dB)
0.2
Normalized Frequency (fS)
-60
-80
0.004
0.002
0
-0.002
-0.004
-100
-0.006
-120
-0.008
-140
0
0.5
1.0
2.0
1.5
-0.010
0
Normalized Frequency (fS)
0.1
0.2
0.3
0.4
0.5
Normalized Frequency (fS)
Figure 6. Frequency Response (Quad Rate)
Figure 7. Frequency Response Passband (Quad Rate)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
9
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
6.12.2 Digital De-Emphasis Filter
0
0
-1
-1
-2
-2
-3
-3
Amplitude (dB)
Amplitude (dB)
All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
-4
-5
-6
-4
-5
-6
-7
-7
-8
-8
-9
-9
-10
-10
0
4
2
6
8
10
12
14
16
18
20
22
0
2
4
6
Frequency (kHz)
8
10
12
14
16
18
20
Frequency (kHz)
fS = 48 kHz
fS = 44.1 kHz
Figure 8. De-emphasis Characteristic
Figure 9. De-emphasis Characteristic
0
0
-1
-10
-3
Amplitude (dB)
Amplitude (dB)
-2
-4
-5
-6
-20
-30
-7
-8
-40
-9
-10
0
2
4
6
8
10
-50
12
14
1k
10k
100k
1M
Frequency (kHz)
Frequency (Hz)
Figure 10. De-emphasis Characteristic
Figure 11. Analog Filter Characteristic
10M
fS = 32 kHz
10
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
6.12.3 Dynamic Performance
All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
118
Dynamic Range and SNR (dB)
-92
THD+N (dB)
-94
-96
-98
-100
-102
Dynamic Range
114
SNR
112
110
108
106
-104
-40
-15
10
35
Temperature (°C)
60
85
-40
Figure 12. Total Harmonic Distortion + Noise
vs Temperature
-15
10
35
Temperature (°C)
60
85
Figure 13. Dynamic Range and Signal-to-Noise Ratio
vs Temperature
118
Dynamic Range and SNR (dB)
-92
-94
THD+N (dB)
116
-96
-98
-100
-102
-104
4.50
4.75
5.00
Supply Voltage (V)
5.25
5.50
Figure 14. Total Harmonic Distortion + Noise
vs Supply Voltage
116
Dynamic Range
114
SNR
112
110
108
106
4.50
4.75
5.00
Supply Voltage (V)
5.25
5.50
Figure 15. Dynamic Range and Signal-to-Noise Ratio
vs Supply Voltage
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
11
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
6.12.4 Output Spectrum
0
0
-20
-20
-40
-40
Amplitude (dB)
Amplitude (dB)
All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling
mode = Auto, unless otherwise noted.
-60
-80
-100
-60
-80
-100
-120
-120
-140
-140
-160
-160
0
5
10
Frequency (kHz)
15
0
20
0 dB, N = 32768
5
10
Frequency (kHz)
15
20
–60 dB, N = 32768
Figure 16. Output Spectrum
Figure 17. Output Spectrum
0
-20
Amplitude (dB)
-40
-60
-80
-100
-120
-140
-160
0
5
10
Frequency (kHz)
15
20
BPZ, N = 32768
Figure 18. Output Spectrum
12
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
7 Detailed Description
7.1 Overview
The PCM1789 is a high-performance stereo DAC targeted for consumer audio applications such as Blu-ray Disc
players and DVD players, as well as home multi-channel audio applications (such as home theater and A/V
receivers). The PCM1789 consists of a two-channel DAC. The DAC output type is fixed with a differential
configuration. The PCM1789 supports 16-, 20-, 24-, 32-bit linear PCM input data in I2S and left-justified audio
formats, and 24-bit linear PCM input data in right-justified and DSP formats with various sampling frequencies
from 8 kHz to 192 kHz. The PCM1789 offers three modes for device control: two-wire I2C software, three-wire
SPI software, and hardware.
•
•
•
Audio data interface formats: I2S, LJ, RJ, DSP
Audio data word length: 16, 20, 24, 32 Bits
Audio data format: MSB first, twos complement
7.2 Functional Block Diagram
BCK
LRCK
DIN
SCKI
Audio Interface
Clock Manager
DAC
(Left Ch)
Interpolation
Filter
Digital Attenuation
Digital Mute
De-Emphasis
DAC
(Right Ch)
VOUTL+
VOUTLVOUTR+
VOUTR-
VCOM
VCOM
MODE
VCC1
ADR5/ADR1/RSV
MS/ADR0/RSV
MC/SCL/FMT
MD/SDA/DEMP
RST
AGND1
Control Interface
2
(SPI/I C/Hardware)
AMUTEI
Power Supply
and
Common Voltage
VCC2
AGND2
VDD
ZERO1
DGND
ZERO2/AMUTEO
7.3 Feature Description
7.3.1 Analog Outputs
The PCM1789 includes a two-channel DAC, with a pair of differential voltage outputs pins. The full-scale output
voltage is (1.6 × VCC1) VPP in differential output mode. A dc-coupled load is allowed in addition to an ac-coupled
load, if the load resistance conforms to the specification. These balanced outputs are each capable of driving 0.8
VCC1 (4 VPP) typical into a 5-kΩ ac-coupled or 15-kΩ dc-coupled load with VCC1 = +5 V. The internal output
amplifiers for VOUTL and VOUTR are biased to the dc common voltage, equal to 0.5 VCC1.
The output amplifiers include an RC continuous-time filter that helps to reduce the out-of-band noise energy
present at the DAC outputs as a result of the noise shaping characteristics of the PCM1789 delta-sigma (ΔΣ)
DACs. The frequency response of this filter is shown in the Analog Filter Characteristic (Figure 11) of the Typical
Characteristics. By itself, this filter is not enough to attenuate the out-of-band noise to an acceptable level for
most applications. An external low-pass filter is required to provide sufficient out-of-band noise rejection. Further
discussion of DAC post-filter circuits is provided in the Application Information section.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
13
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Feature Description (continued)
7.3.2 Voltage Reference VCOM
The PCM1789 includes a pin for the common-mode voltage output, VCOM. This pin should be connected to the
analog ground via a decoupling capacitor. This pin can also be used to bias external high-impedance circuits, if
they are required.
7.3.3 System Clock Input
The PCM1789 requires an external system clock input applied at the SCKI input for DAC operation. The system
clock operates at an integer multiple of the sampling frequency, or fS. The multiples supported in DAC operation
include 128 fS, 192 fS, 256 fS, 384 fS, 512 fS, 768 fS, and 1152 fS. Details for these system clock multiples are
shown in Table 1. The System Clock Timing Requirements table shows the SCKI timing requirements.
Table 1. System Clock Frequencies for Common Audio Sampling Rates
DEFAULT
SAMPLING
MODE
SAMPLING
FREQUENCY, fS
(kHz)
128 fS
192 fS
256 fS
384 fS
512 fS
768 fS
8
N/A
N/A
2.0480
3.0720
4.0960
6.1440
9.2160
16
2.0480
3.0720
4.0960
6.1440
8.1920
12.2880
18.4320
Single rate
Dual rate
Quad rate
SYSTEM CLOCK FREQUENCY (MHz)
1152 fS
32
4.0960
6.1440
8.1920
12.2880
16.3840
24.5760
36.8640
44.1
5.6448
8.4672
11.2896
16.9344
22.5792
33.8688
N/A
48
6.1440
9.2160
12.2880
18.4320
24.5760
36.8640
N/A
88.2
11.2896
16.9344
22.5792
33.8688
N/A
N/A
N/A
96
12.2880
18.4320
24.5760
36.8640
N/A
N/A
N/A
176.4
22.5792
33.8688
N/A
N/A
N/A
N/A
N/A
192
24.5760
36.8640
N/A
N/A
N/A
N/A
N/A
tSCH
High
2.0 V
System Clock
(SCKI)
0.8 V
Low
tSCY
tSCL
Figure 19. System Clock Timing Diagram
7.3.4 Reset Operation
The PCM1789 has both an internal power-on reset circuit and an external reset circuit. The sequences for both
reset circuits are shown in Figure 20 and Figure 21. Figure 20 illustrates the timing at the internal power-on reset.
Initialization is triggered automatically at the point where VDD exceeds 2.2 V typical, and the internal reset is
released after 3846 SCKI clock cycles from power-on, if RST is held high and SCKI is provided. VOUTx from the
DAC is forced to the VCOM level initially (that is, 0.5 × VCC1) and settles at a specified level according to the
rising VCC. If synchronization among SCKI, BCK, and LRCK is maintained, VOUT provides an output that
corresponds to DIN after 3846 SCKI clocks from power-on. If the synchronization is not held, the internal reset is
not released, and both operating modes are maintained at reset and power-down states. After synchronization
forms again, the DAC returns to normal operation with the previous sequences.
Figure 21 illustrates a timing diagram at the external reset. RST accepts an externally-forced reset with RST low,
and provides a device reset and power-down state that achieves the lowest power dissipation state available in
the PCM1789. If RST goes from high to low under synchronization among SCKI, BCK, and LRCK, the internal
reset is asserted, all registers and memory are reset, and finally, the PCM1789 enters into all power-down states.
At the same time, VOUT is immediately forced into the AGND1 level. To begin normal operation again, toggle
RST high; the same power-up sequence is performed as the power-on reset shown in Figure 20.
14
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
The PCM1789 does not require particular power-on sequences for VCC and VDD; it allows VDD on and then
VCC on, or VCC on and then VDD on. From the viewpoint of the Absolute Maximum Ratings, however,
simultaneous power-on is recommended for avoiding unexpected responses on VOUTx. Figure 20 illustrates the
response for VCC on with VDD on.
(VDD = 3.3 V, typ)
VDD
0V
(VDD = 2.2 V, typ)
SCKI,
BCK,
LRCK
Synchronous Clocks
RST
3846 ´ SCKI
Normal Operation
Internal Reset
VOUTx±
0.5 ´ VCC
VCOM
(0.5 ´ VCC1)
Figure 20. Power-On-Reset Timing Requirements
(VDD = 3.3 V, typ)
VDD
0V
SCKI,
BCK,
LRCK
Synchronous Clocks
Synchronous Clocks
100 ns (min)
RST
3846 ´ SCKI
Normal Operation
Internal Reset
Power-Down
Normal Operation
0.5 ´ VCC
VOUTx±
Figure 21. External Reset Timing Requirements
7.3.5 ZERO Flag
The PCM1789 has two ZERO flag pins (ZERO1 and ZERO2) that can be assigned to the combinations shown in
Table 2. Zero flag combinations are selected through the AZRO bit in control register 22 (16h). If the input data
of all the assigned channels remain at '0' for 1024 sampling periods (LRCK clock periods), the ZERO1/2 bits are
set to a high level, logic '1' state. Furthermore, if the input data of any of the assigned channels read '1', the
ZERO1/2 are set to a low level, logic '0' state, immediately. Zero data detection is supported for 16-/20-/24-bit
data width, but is not supported for 32-bit data width.
The active polarity of the zero flag output can be inverted through the ZREV bit in control register 22 (16h). The
reset default is active high for zero detection.
In parallel hardware control mode, ZERO1 and ZERO2 are fixed with combination A, shown in Table 2.
Table 2. Zero Flag Outputs Combination
ZERO FLAG COMBINATION
ZERO1
ZERO2
A
Left channel
Right channel
B
Left channel or right channel
Left channel and right channel
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
15
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Note that the ZERO2 pin is multiplexed with AMUTEO pin. Selection of ZERO2 or AMUTEO can be changed
through the MZSEL bit in control register 22 (16h). The default setting after reset is the selection of ZERO2.
7.3.6 AMUTE Control
The PCM1789 has an AMUTE control input, status output pins, and functionality. AMUTEI is the input control pin
of the internal analog mute circuit. An AMUTEI low input causes the DAC output to cut-off from the digital input
and forces it to the center level (0.5 VCC1). AMUTEO is the status output pin of the internal analog mute circuit.
AMUTEO low indicates the analog mute control circuit is active because of a programmed condition (such as an
SCKI halt, asynchronous detect, zero detect, or by the DAC disable command) that forces the DAC outputs to a
center level. Because AMUTEI is not terminated internally and AMUTEO is an open-drain output, pull-ups by the
appropriate resistors are required for proper operation.
Note that the AMUTEO pin is multiplexed with the ZERO2 pin. The desired pin is selected through the MZSEL bit
in control register 22 (16h). The default setting is the selection of the ZERO2 pin.
Additionally, because the AMUTEI pin control and power-down control in register (OPEDA when high, PSMDA
when low) do not function together, AMUTEI takes priority over power-down control. Therefore, power-down
control is ignored during AMUTEI low, and AMUTEI low forces the DAC output to a center level (0.5 VCC1) even
if power-down control is asserted.
7.3.7 Three-Wire (SPI) Serial Control
The PCM1789 includes an SPI-compatible serial port that operates asynchronously with the audio serial
interface. The control interface consists of MD/SDA/DEMP, MC/SCL/FMT, and MS/ADR0/RSV. MD is the serial
data input used to program the mode control registers. MC is the serial bit clock that shifts the data into the
control port. MS is the select input used to enable the mode control port.
7.3.8 Control Data Word Format
All single write operations via the serial control port use 16-bit data words. Figure 22 shows the control data word
format. The first bit (fixed at '0') is for write operation. After the first bit are seven other bits, labeled ADR[6:0],
that set the register address for the write operation. ADR6 is determined by the status of the MODE pin. ADR5 is
determined by the state of the ADR5/ADR1/RSV pin. A maximum of four PCM1789s can be connected on the
same bus at any one time. Each PCM1789 responds when receiving its own register address. The eight least
significant bits (LSBs), D[7:0] on MD, contain the data to be written to the register address specified by ADR[6:0].
MSB
0
LSB
ADR6
ADR5
ADR3
ADR4
ADR2
ADR1
ADR0
D7
D6
Register Address
D5
D4
D3
D2
D1
D0
Register Data
Figure 22. Control Data Word Format for MD
7.3.9 Register Write Operation
Figure 23 shows the functional timing diagram for single write operations on the serial control port. MS is held at
a high state until a register is to be written to. To start the register write cycle, MS is set to a low state. 16 clocks
are then provided on MC, corresponding to the 16 bits of the control data word on MD. After the 16th clock cycle
has been completed, MS is set high to latch the data into the indexed mode control register.
In addition to single write operations, the PCM1789 also supports multiple write operations, which can be
performed by sending the N-bytes (where N ≤ 9) of the 8-bit register data that follow after the first 16-bit register
address and register data, while keeping the MC clocks and MS at a low state. Ending a multiple write operation
can be accomplished by setting MS to a high state.
16
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
MS
MC
MD
(1)
X
(1)
'0'
ADR6 ADR5 ADR4 ADR3 ADR2 ADR1 ADR0
D7
D6
D5
D4
D3
D2
D1
D0
X
X
0
ADR6
X = don't care.
Figure 23. Register Write Operation
7.3.10 Timing Requirements
Figure 24 shows a detailed timing diagram for the three-wire serial control interface. These timing parameters are
critical for proper control port operation.
tMHH
MS
1.4 V
tMCH
tMSS
tMCL
tMSH
MC
1.4 V
tMDS
MSB (R/W)
MD
ADR0
tMCY
tMDH
LSB (D0)
D7
1.4 V
Figure 24. Three-Wire Serial Control Interface Timing
7.3.11 Two-wire (I2C) Serial Control
The PCM1789 supports an I2C-compatible serial bus and data transmission protocol for fast mode configured as
a slave device. This protocol is explained in the I2C specification 2.0.
The PCM1789 has a 7-bit slave address, as shown in Figure 25. The first five bits are the most significant bits
(MSBs) of the slave address and are factory-preset to 10011. The next two bits of the address byte are
selectable bits that can be set by MS/ADR0/RSV and ADR5/ADR1/RSV. A maximum of four PCM1789s can be
connected on the same bus at any one time. Each PCM1789 responds when it receives its own slave address.
MSB
1
LSB
0
0
1
1
ADR1
ADR0
R/W
Figure 25. Slave Address
7.3.12 Packet Protocol
A master device must control the packet protocol, which consists of a start condition, a slave address with the
read/write bit, data if a write operation is required, an acknowledgment if a read operation is required, and a stop
condition. The PCM1789 supports both slave receiver and transmitter functions. Details about DATA for both
write and read operations are described in Figure 26.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
17
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
SDA
SCL
1 to 7
St
Slave Address
8
9
(1)
R/W
ACK
1 to 8
(2)
DATA
(3)
9
1 to 8
9
9
ACK
DATA
ACK
ACK
Sp
Start
Condition
Stop
Condition
(1)
R/W: Read operation if 1; write operation otherwise.
(2)
ACK: Acknowledgment of a byte if 0, not Acknowledgment of a byte if 1.
(3)
DATA: Eight bits (byte); details are described in the Write Operation and Read Operation sections.
Figure 26. I2C Packet Control Protocol
7.3.13 Write Operation
The PCM1789 supports a receiver function. A master device can write to any PCM1789 register using single or
multiple accesses. The master sends a PCM1789 slave address with a write bit, a register address, and the
data. If multiple access is required, the address is that of the starting register, followed by the data to be
transferred. When valid data are received, the index register automatically increments by one. When the register
address reaches &h4F, the next value is &h40. When undefined registers are accessed, the PCM1789 does not
send an acknowledgment. Figure 27 illustrates a diagram of the write operation. The register address and write
data are in 8-bit, MSB-first format.
Transmitter
M
M
M
S
M
S
M
S
M
S
S
M
Data Type
St
Slave Address
W
ACK
Reg Address
ACK
Write Data 1
ACK
Write Data 2
ACK
ACK
Sp
NOTE: M = Master device, S = Slave device, St = Start condition, W = Write, ACK = Acknowledge, and Sp = Stop
condition.
Figure 27. Framework for Write Operation
7.3.14 Read Operation
A master device can read the registers of the PCM1789. The value of the register address is stored in an indirect
index register in advance. The master sends the PCM1789 slave address with a read bit after storing the register
address. Then the PCM1789 transfers the data that the index register points to. Figure 28 shows a diagram of
the read operation.
Transmitter
Data Type
(1)
M
St
M
Slave Address
M
W
S
M
ACK
Reg Address
S
ACK
M
Sr
M
M
Slave Address
(1)
R
S
ACK
S
Read Data
M
M
NACK
Sp
The slave address after the repeated start condition must be the same as the previous slave address.
NOTE: M = Master device, S = Slave device, St = Start condition, Sr = Repeated start condition, W = Write, R =
Read, ACK = Acknowledge, NACK = Not acknowledge, and Sp = Stop condition.
Figure 28. Framework for Read Operation
7.4 Device Functional Modes
7.4.1 Sampling Mode
The PCM1789 supports three sampling modes (single rate, dual rate, and quad rate) in DAC operation. In single
rate mode, the DAC operates at an oversampling frequency of x128 (except when SCKI = 128 fS and 192 fS);
this mode is supported for sampling frequencies less than 50 kHz. In dual rate mode, the DAC operates at an
oversampling frequency of x64; this mode is supported for sampling frequencies less than 100 kHz. In quad rate
mode, the DAC operates at an oversampling frequency of x32. The sampling mode is automatically selected
according to the ratio of system clock frequency and sampling frequency by default (that is, single rate for 512 fS,
768 fS, and 1152 fS; dual rate for 256 fS and 384 fS; and quad rate for 128 fS and 192 fS), but manual selection is
also possible for specified combinations through the serial mode control register.
18
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
Device Functional Modes (continued)
Table 3 and Figure 29 show the relationship among the oversampling rate (OSR) of the digital filter and ΔΣ
modulator, the noise-free shaped bandwidth, and each sampling mode setting.
Table 3. Digital Filter OSR, Modulator OSR, and Noise-Free Shaped Bandwidth for Each Sampling Mode
SAMPLING MODE
REGISTER
SETTING
Auto
fS = 48 kHz
fS = 96 kHz
fS = 192 kHz
512, 768, 1152
40
N/A
256, 384
20
40
128, 192
Single
Dual
Quad
(1)
(2)
NOISE-FREE SHAPED BANDWIDTH (1)
(kHz)
SYSTEM CLOCK
FREQUENCY
(xfS)
(2)
DIGITAL FILTER
OSR
MODULATOR
OSR
N/A
×8
x128
N/A
x8
x64
10
20
40
x4
x32
512, 768, 1152
40
N/A
N/A
x8
x128
256, 384
40
N/A
N/A
x8
x128
128, 192 (2)
20
N/A
N/A
x4
x64
256, 384
20
40
N/A
x8
x64
128, 192 (2)
20
40
N/A
x4
x64
128, 192 (2)
10
20
40
x4
x32
Bandwidth in which noise is shaped out.
Quad mode filter characteristic is applied.
0
DSM_Single
DSM_Dual
DSM_Quad
-20
Amplitude (dB)
-40
DF_Single
DF_Dual
DF_Quad
-60
-80
-100
-120
-140
-160
-180
-200
0
0.5
1.0
1.5
2.0
Normalized Frequency (fS)
Figure 29. ΔΣ Modulator and Digital Filter Characteristic
7.4.2 Audio Serial Port Operation
The PCM1789 audio serial port consists of three signals: BCK, LRCK, and DIN. BCK is a bit clock input. LRCK is
a left/right word clock or frame synchronization clock input. DIN is the audio data input for VOUTL/R.
7.4.3 Audio Data Interface Formats and Timing
The PCM1789 supports six audio data interface formats: 16-/20-/24-/32-bit I2S, 16-/20-/24-/32-bit left-justified, 24bit right-justified, 16-bit right-justified, 24-bit left-justified mode DSP, and 24-bit I2S mode DSP. In the case of I2S,
left-justified, and right-justified data formats, 64 BCKs, 48 BCKs, and 32 BCKs per LRCK period are supported;
however, 48 BCKs are limited to 192/384/768 fS SCKI, and 32 BCKs are limited to 16-bit right-justified only. The
audio data formats are selected by MC/SCL/FMT in hardware control mode and by the FMTDA[2:0] bits in
control register 17 (11h) in software control mode. All data must be in binary twos complement and MSB first.
Table 4 summarizes the applicable formats and describes the relationships among them and the respective
restrictions with mode control. Figure 30 through Figure 34 show six audio interface data formats.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
19
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Table 4. Audio Data Interface Formats and Sampling Rate, Bit Clock, and System Clock Restrictions
CONTROL MODE
FORMAT
I2S/Left-Justified
Software control
(1)
(2)
(3)
16/20/24/32
Right-Justified
24, 16
I2S/Left-Justified DSP
24
2
Hardware control
MAX LRCK FREQUENCY
(fS)
DATA BITS
16/20/24/32
I S/Left-Justified
(1)
(1)
SCKI RATE (xfS)
BCK RATE (xfS)
(2)
192 kHz
128 to 1152
192 kHz
128 to 1152 (2)
64, 48, 32 (16 bit) (3)
192 kHz
128 to 768
64
192 kHz
128 to 1152
64, 48
(2)
64, 48
2
32-bit data length is acceptable only for BCK = 64 fS and when using I S or Left-Justified format.
1152 fS is acceptable only for fS = 32 kHz, BCK = 64 fS, and when using I2S, Left-Justified, or 24-bit Right-Justified format.
BCK = 32 fS is supported only for 16-bit data length.
LRCK
Right Channel
Left Channel
BCK
DIN
N M L
2
1 0
N M L
LSB
MSB
1 0
2
MSB
LSB
Figure 30. Audio Data Format: 16-/20-/24-/32-Bit I2S
(N = 15/19/23/31, M = 14/18/22/30, and L = 13/17/21/29)
LRCK
Right Channel
Left Channel
BCK
DIN
N M L
2
N M L
1 0
LSB
MSB
2
1 0
N
LSB
MSB
Figure 31. Audio Data Format: 16-/20-/24-/32-Bit Left-Justified
(N = 15/19/23/31, M = 14/18/22/30, and L = 13/17/21/29)
Right Channel
Left Channel
LRCK
BCK
DIN
0
23 22 21
2
MSB
1
0
LSB
23 22 21
2
MSB
1
0
LSB
Figure 32. Audio Data Format: 24-Bit Right-Justified
LRCK
Right Channel
Left Channel
BCK
DIN
0
15 14 13
MSB
2
1 0
LSB
15 14 13
MSB
2
1 0
LSB
Figure 33. Audio Data Format: 16-Bit Right-Justified
20
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
1/fS (64 BCKs)
Left Channel
LRCK
Right Channel
BCK
Left-Justified Mode
DIN
23 22 21
2
1
0
2
1
23 22 21
2
1
0
2
1
23 22 21
2
I S Mode
DIN
23 22 21
0
23 22 21
0
23 22
Figure 34. Audio Data Format: 24-Bit DSP Format
7.4.4 Audio Interface Timing
Figure 35 and Audio Interface Timing Requirements describe the detailed audio interface timing specifications.
tBCL
tBCH
BCK
(Input)
1.4 V
tBCY
tLRH
tLRS
LRCK
(Input)
1.4 V
tDIS
tDIH
DIN
(Input)
tLRW
1.4 V
Figure 35. Audio Interface Timing Diagram for Left-Justified, Right-Justified, I2S, and DSP Data Formats
7.4.5 Synchronization with the Digital Audio System
The PCM1789 operates under the system clock (SCKI) and the audio sampling rate (LRCK). Therefore, SCKI
and LRCK must have a specific relationship. The PCM1789 does not need a specific phase relationship between
the audio interface clocks (LRCK, BCK) and the system clock (SCKI), but does require a specific frequency
relationship (ratiometric) between LRCK, BCK, and SCKI.
If the relationship between SCKI and LRCK changes more than ±2 BCK clocks because of jitter, sampling
frequency change, etc., the DAC internal operation stops within 1/fS, and the analog output is forced into VCOM
(0.5 VCC1) until re-synchronization among SCKI, LRCK, and BCK completes, and then either 38/fS (single, dual
rate) or 29/fS (quad rate) passes. In the event the change is less than ±2 BCKs, re-synchronization does not
occur, and this analog output control and discontinuity does not occur.
Figure 36 shows the DAC analog output during loss of synchronization. During undefined data periods, some
noise may be generated in the audio signal. Also, the transition of normal to undefined data and undefined (or
zero) data to normal data creates a discontinuity of data on the analog outputs, which may then generate some
noise in the audio signal.
The DAC outputs (VOUTx) hold the previous state if the system clock halts, but the asynchronous and resynchronization processes will occur after the system clock resumes.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
21
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
State of
Synchronization
www.ti.com
Asynchronous
Synchronous
Synchronous
Within 1/fS
Undefined Data
DAC
VOUTx±
38/fS (single, dual rate)
29/fS (quad rate)
VCOM
(0.5 VCC1)
Normal
Normal
Figure 36. DAC Outputs During Loss of Synchronization
7.4.6 MODE Control
The PCM1789 includes three mode control interfaces with three oversampling configurations, depending on the
input state of the MODE pin, as shown in Table 5. The pull-up and pull-down resistors must be 220 kΩ ±5%.
Table 5. Interface Mode Control Selection
MODE
MODE CONTROL INTERFACE
Tied to DGND
Pull-down resistor to DGND
Two-wire (I2C) serial control, selectable oversampling configuration
Two-wire parallel control, auto mode oversampling configuration
Pull-up resistor to VDD
Three-wire (SPI) serial control, selectable oversampling configuration, ADR6 = '0'
Tied to VDD
Three-wire (SPI) serial control, selectable oversampling configuration, ADR6 = '1'
The input state of the MODE pin is sampled at the moment of power-on, or during a low-to-high transition of the
RST pin, with the system clock input. Therefore, input changes after reset are ignored until the next power-on or
reset. From the mode control selection described in Table 5, the functions of four pins are changed, as shown in
Table 6.
Table 6. Pin Functions for Interface Mode
PIN ASSIGNMENTS
PIN
SPI
I2C
H/W
21
MD (input)
SDA (input/output)
DEMP (input)
22
MC (input)
SCL (input)
FMT (input)
23
MS (input)
ADR0 (input)
RSV (input, low)
24
ADR5 (input)
ADR1 (input)
RSV (input, low)
In serial mode control, the actual mode control is performed by register writes (and reads) through the SPI- or
I2C-compatible serial control port. In parallel mode control, two specific functions are controlled directly through
the high/low control of two specific pins, as described in the following section.
7.4.7 Parallel Hardware Control
The functions shown in Table 7 and Table 8 are controlled by two pins, DEMP and FMT, in parallel hardware
control mode. The DEMP pin controls the 44.1-kHz digital de-emphasis function of both channels. The FMT pin
controls the audio interface format for both channels.
Table 7. DEMP Functionality
DEMP
DESCRIPTION
Low
De-emphasis off
High
44.1 kHz de-emphasis on
Table 8. FMT Functionality
22
FMT
DESCRIPTION
Low
16-/20-/24-/32-bit I2S format
High
16-/20-/24-/32-bit left-justified format
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
7.5 Register Maps
7.5.1 Control Register Definitions (Software Mode Only)
The PCM1789 has many user-programmable functions that are accessed via control registers, and are
programmed through the SPI or I2C serial control port. Table 9 shows the available mode control functions along
with reset default conditions and associated register addresses. Table 10 lists the register map.
Table 9. User-Programmable Mode Control Functions
RESET DEFAULT
REGISTER (1)
LABEL
Mode control register reset
Normal operation
16
MRST
System reset
Normal operation
16
SRST
Mute disabled
16
AMUTE[3:0]
Auto
16
SRDA[1:0]
Power save
17
PSMDA
2
I S
17
FMTDA[2:0]
Normal operation
18
OPEDA
Sharp roll-off
18
FLT
FUNCTION
Analog mute function control
Sampling mode selection
Power-save mode selection
Audio interface format selection
Operation control
Digital filter roll-off control
Output phase selection
Soft mute control
Normal
19
REVDA[2:1]
Mute disabled
20
MUTDA[2:1]
Zero flag
Not detected
21
ZERO[2:1]
0 dB to –63 dB, 0.5-dB step
22
DAMS
Digital de-emphasis function control
Disabled
22
DEMP[1:0]
AMUTEO/ZERO flag selection
ZERO2
22
MZSEL
ZERO1: left-channel
ZERO2: right-channel
22
AZRO
Digital attenuation mode
Zero flag function selection
Zero flag polarity selection
Digital attenuation level setting
(1)
High for detection
22
ZREV
0 dB, no attenuation
24, 25
ATDAx[7:0]
If ADR6 or ADR5 is high, the register address must be changed to the number shown + offset; offset is 32, 64 and 96 according to state
of ADR6, 5 (01, 10 and 11).
Table 10. Register Map
ADR[6:0]
(1)
(2)
(1)
DEC
HEX
16
10
17
11
18
12
19
20
DATA[7:0]
B7
B6
B5
B4
B3
B2
MRST
SRST
AMUTE3
AMUTE2
AMUTE1
AMUTE0
SRDA1
SRDA0
PSMDA
RSV (2)
RSV (2)
RSV (2)
RSV (2)
FMTDA2
FMTDA1
FMTDA0
RSV (2)
RSV (2)
RSV (2)
OPEDA
RSV (2)
RSV (2)
RSV (2)
FLT
13
RSV (2)
RSV (2)
RSV (2)
RSV (2)
RSV (2)
RSV (2)
REVDA2
REVDA1
14
RSV (2)
RSV (2)
RSV (2)
RSV (2)
RSV (2)
RSV (2)
MUTDA2
MUTDA1
21
15
RSV
(2)
(2)
(2)
(2)
(2)
RSV (2)
ZERO2
ZERO1
22
16
DAMS
RSV (2)
DEMP1
DEMP0
MZSEL
RSV (2)
AZRO
ZREV
23
17
(2)
(2)
(2)
(2)
(2)
(2)
(2)
RSV (2)
24
18
ATDA17
ATDA16
ATDA15
ATDA14
ATDA13
ATDA12
ATDA11
ATDA10
25
19
ATDA27
ATDA26
ATDA25
ATDA24
ATDA23
ATDA22
ATDA21
ATDA20
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
B1
RSV
B0
If ADR6 or ADR5 is high, the register address must be changed to the number shown + offset; offset is 32, 64 and 96 according to state
of ADR6, 5 (01, 10 and 11).
RSV must be set to '0'.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
23
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
7.5.2 Register Definitions
DEC
16
MRST
HEX
10
B7
MRST
B6
SRST
B5
AMUTE3
B4
AMUTE2
B3
AMUTE1
B2
AMUTE0
B1
SRDA1
B0
SRDA0
Mode control register reset
This bit sets the mode control register reset to the default value. Pop noise may be generated. Returning the MRST bit to
'1' is unnecessary because it is automatically set to '1' after the mode control register is reset.
Default value = 1.
MRST
SRST
Mode control register reset
0
Set default value
1
Normal operation (default)
System reset
This bit controls the system reset, which includes the resynchronization between the system clock and sampling clock,
and DAC operation restart. The mode control register is not reset and the PCM1789 does not go into a power-down state.
Returning the SRST bit to '1' is unnecessary; it is automatically set to '1' after triggering a system reset.
Default value = 1.
SRST
AMUTE[3:0]
System reset
0
Resynchronization
1
Normal operation (default)
Analog mute function control
These bits control the enabling/disabling of each source event that triggers the analog mute control circuit.
Default value = 0000.
AMUTE
SRDA[1:0]
Analog mute function control
xxx0
Disable analog mute control by SCKI halt
xxx1
Enable analog mute control by SCKI halt
xx0x
Disable analog mute control by asynchronous detect
xx1x
Enable analog mute control by asynchronous detect
x0xx
Disable analog mute control by ZERO1 and ZERO2 detect
x1xx
Enable analog mute control by ZERO1 and ZERO2 detect
0xxx
Disable analog mute control by DAC disable command
1xxx
Enable analog mute control by DAC disable command
Sampling mode selection
These bits control the sampling mode of DAC operation. In Auto mode, the sampling mode is automatically set according
to multiples between the system clock and sampling clock: single rate for 512 fS, 768 fS, and 1152 fS, dual rate for 256 fS
or 384 fS, and quad rate for 128 fS and 192 fS.
Default value = 00.
SRDA
DEC
17
PSMDA
Sampling mode selection
00
Auto (default)
01
Single rate
10
Dual rate
11
Quad rate
HEX
11
B7
PSMDA
B6
RSV
B5
RSV
B4
RSV
B3
RSV
B2
FMTDA2
B1
FMTDA1
B0
FMTDA0
Power-save mode selection
This bit selects the power-save mode for the OPEDA function. When PSMDA = 0, OPEDA controls the power-save mode
and normal operation. When PSMDA = 1, OPEDA functions controls the DAC disable (not power-save mode) and normal
operation.
Default value: 0.
PSMDA
24
Power-save mode selection
0
Power-save enable mode (default)
1
Power-save disable mode
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
RSV
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
Reserved
Reserved; do not use.
FMTDA[2:0]
Audio interface format selection
These bits control the audio interface format for DAC operation. Details of the format and any related restrictions with the
system clock are described in the Audio Data Interface Formats and Timing section.
Default value: 0000 (16-/20-/24-/32-bit I2S format).
FMTDA
DEC
18
RSV
Audio interface format selection
000
16-/20-/24-/32-bit I2S format (default)
001
16-/20-/24-/32-bit left-justified format
010
24-bit right-justified format
011
16-bit right-justified format
100
24-bit I2S mode DSP format
101
24-bit left-justified mode DSP format
110
Reserved
111
Reserved
HEX
12
B7
RSV
B6
RSV
B5
RSV
B4
OPEDA
B3
RSV
B2
RSV
B1
RSV
B0
FLT
Reserved
Reserved; do not use.
OPEDA
Operation control
This bit controls the DAC operation mode. In operation disable mode, the DAC output is cut off from DIN and the internal
DAC data are reset. If PSMDA = 1, the DAC output is forced into VCOM. If PSMDA = 0, the DAC output is forced into
AGND and the DAC goes into a power-down state. For normal operating mode, this bit must be '0'. The serial mode
control is effective during operation disable mode.
Default value: 0.
OPEDA
FLT
Operation control
0
Normal operation
1
Operation disable with or without power save
Digital filter roll-off control
This bit allows users to select the digital filter roll-off that is best suited to their applications. Sharp and slow filter roll-off
selections are available. The filter responses for these selections are shown in the Typical Characteristics sections of this
data sheet.
Default value: 0.
FLT
DEC
19
RSV
Digital filter roll-off control
0
Sharp roll-off
1
Slow roll-off
HEX
13
B7
RSV
B6
RSV
B5
RSV
B4
RSV
B3
RSV
B2
RSV
B1
REVDA2
B0
REVDA1
Reserved
Reserved; do not use.
REVDA[2:1]
Output phase selection
These bits are used to control the phase of the DAC analog signal outputs.
Default value: 00.
REVDA
Output phase selection
x0
Left channel normal output
x1
Left channel inverted output
0x
Right channel normal output
1x
Right channel inverted output
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
25
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
DEC
20
RSV
HEX
14
B7
RSV
www.ti.com
B6
RSV
B5
RSV
B4
RSV
B3
RSV
B2
RSV
B1
MUTDA2
B0
MUTDA1
Reserved
Reserved; do not use.
MUTDA[2:1]
Soft Mute control
These bits are used to enable or disable the Soft Mute function for the corresponding DAC outputs, VOUTx. The Soft
Mute function is incorporated into the digital attenuators. When mute is disabled (MUTDA[2:1] = 0), the attenuator and
DAC operate normally. When mute is enabled by setting MUTDA[2:1] = 1, the digital attenuator for the corresponding
output is decreased from the current setting to infinite attenuation. By setting MUTDA[2:1] = 0, the attenuator is increased
to the last attenuation level in the same manner as it is for decreasing levels. This configuration reduces pop and zipper
noise during muting of the DAC output. This Soft Mute control uses the same resource of digital attenuation level setting.
Mute control has priority over the digital attenuation level setting.
Default value: 00.
MUTDA
DEC
21
RSV
Soft Mute control
x0
Left channel mute disabled
x1
Left channel mute enabled
0x
Right channel mute disabled
1x
Right channel mute enabled
HEX
15
B7
RSV
B6
RSV
B5
RSV
B4
RSV
B3
RSV
B2
RSV
B1
ZERO2
B0
ZERO1
Reserved
Reserved; do not use.
ZERO[2:1]
Zero flag (read-only)
These bits indicate the present status of the zero detect circuit for each DAC channel; these bits are read-only.
ZERO
DEC
22
DAMS
Zero flag
x0
Left channel zero input not detected
x1
Left channel zero input detected
0x
Right channel zero input not detected
1x
Right channel zero input detected
HEX
16
B7
DAMS
B6
RSV
B5
DEMP1
B4
DEMP0
B3
MZSEL
B2
RSV
B1
AZRO
B0
ZREV
Digital attenuation mode
This bit selects the attenuation mode.
Default value: 0.
DAMS
RSV
Digital attenuation mode
0
Fine step: 0.5-dB step for 0 dB to –63 dB range (default)
1
Wide range: 1-dB step for 0 dB to –100 dB range
Reserved
Reserved; do not use.
DEMP[1:0]
Digital de-emphasis function/sampling rate control
These bits are used to disable and enable the various sampling frequencies of the digital de-emphasis function.
Default value: 00.
DEMP
MZSEL
Digital de-emphasis function/sampling rate control
00
Disable (default)
01
48 kHz enable
10
44.1 kHz enable
11
32 kHz enable
AMUTEO/ZERO flag selection
This bit is used to select the function of the ZERO2 pin.
26
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
Default value: 0.
MZSEL
AZRO
AMUTEO/ZERO flag selection
0
The ZERO2 pin functions as ZERO2 (default).
1
The ZERO2 pin functions as AMUTEO.
Zero flag channel combination selection
This bit is used to select the zero flag channel combination for ZERO1 and ZERO2.
Default value: 0.
AZRO
ZREV
Zero flag combination selection
0
Combination A: ZERO1 = left channel, ZERO2 = right channel (default)
1
Combination B: ZERO1 = left channel or right channel, ZERO2 = left channel and right channel
Zero flag polarity selection
This bit controls the polarity of the zero flag pin.
Default value: 0.
DEC
23
24
25
RSV
ZREV
Zero flag polarity selection
0
High for zero detect (default)
1
Low for zero detect
HEX
17
18
19
B7
RSV
ATDA17
ATDA27
B6
RSV
ATDA16
ATDA26
B5
RSV
ATDA15
ATDA25
B4
RSV
ATDA14
ATDA24
B3
RSV
ATDA13
ATDA23
B2
RSV
ATDA12
ATDA22
B1
RSV
ATDA11
ATDA21
B0
RSV
ATDA10
ATDA20
Reserved
Reserved; do not use.
ATDAx[7:0]
Digital attenuation level setting
Where x = 1 to 2, corresponding to the DAC output (VOUTx).
Both DAC outputs (VOUTL and VOUTR) have a digital attenuation function. The attenuation level can be set from 0 dB to
R dB, in S-dB steps. Changes in attenuator levels are made by incrementing or decrementing one step (S dB) for every
8/fS time interval until the programmed attenuator setting is reached. Alternatively, the attenuation level can be set to
infinite attenuation (or mute). R (range) and S (step) is –63 and 0.5 for DAMS = 0, and –100 and 1.0 for DAMS = 1,
respectively. The DAMS bit is defined in register 22 (16h). Table 11 shows attenuation levels for various settings.
The attenuation level for each channel can be set individually using the following formula:
Attenuation level (dB) = S × (ATDAx[7:0]DEC – 255)
where ATDAx[7:0]DEC = 0 through 255.
For ATDAx[7:0]DEC = 0 through 128 with DAMS = 0, or 0 through 154 with DAMS = 1, attenuation is set to infinite
attenuation (mute).
Default value: 1111 1111.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
27
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Table 11. Attenuation Levels for Various Settings
ATDAx[7:0]
28
ATTENUATION LEVEL SETTING
BINARY
DECIMAL
DAMS = 0
DAMS = 1
1111 1111
255
0 dB, no attenuation (default)
0 dB, no attenuation (default)
1111 1110
254
–0.5 dB
–1 dB
1111 1101
253
–1.0 dB
–2 dB
...
...
...
...
1001 1100
156
–45.9 dB
–99 dB
1001 1011
155
–50.0 dB
–100 dB
1001 1010
154
–50.5 dB
Mute
...
...
...
...
1000 0010
130
–62.5 dB
Mute
1000 0001
129
–63.0 dB
Mute
0000 0000
128
Mute
Mute
...
...
...
...
0000 0000
0
Mute
Mute
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
8.1.1 Connection Diagrams
A basic connection diagram is shown in Figure 39, with the necessary power-supply bypassing and decoupling
components. Texas Instruments’ PLL170X is used to generate the system clock input at SCKI, as well as to
generate the clock for the audio signal processor. The use of series resistors (22 Ω to 100 Ω) are recommended
for SCKI, LRCK, BCK, and DIN for electromagnetic interference (EMI) reduction.
8.1.2 Power Supply and Grounding
The PCM1789 requires +5 V for the analog supply and +3.3 V for the digital supply. The +5-V supply is used to
power the DAC analog and output filter circuitry, and the +3.3-V supply is used to power the digital filter and
serial interface circuitry. For best performance, it is recommended to use a linear regulator (such as the REG1015/33, REG102-5/33, or REG103-5/33) with the +5-V and +3.3-V supplies.
Five capacitors are required for supply bypassing, as shown in Figure 39. These capacitors should be located as
close as possible to the PCM1789 package. The 10-μF capacitors are aluminum electrolytic, while the three 1-μF
capacitors are ceramic.
8.1.3 Low-Pass Filter and Differential-to-Single-Ended Converter For DAC Outputs
ΔΣ DACs use noise-shaping techniques to improve in-band signal-to-noise ratio (SNR) performance at the
expense of generating increased out-of-band noise above the Nyquist frequency, or fS/2. The out-of-band noise
must be low-pass filtered in order to provide optimal converter performance. This filtering is accomplished by a
combination of on-chip and external low-pass filters.
Figure 37 and Figure 38 show the recommended external differential-to-single-ended converter with low-pass
active filter circuits for ac-coupled and dc-coupled applications. These circuits are second-order Butterworth
filters using a multiple feedback (MFB) circuit arrangement that reduces sensitivity to passive component
variations over frequency and temperature. For more information regarding MFB active filter designs, please
refer to Applications Bulletin SBAA055, Dynamic Performance Testing of Digital Audio D/A Converters, available
from the TI web site (www.ti.com) or your local Texas Instruments' sales office.
Because the overall system performance is defined by the quality of the DACs and the associated analog output
circuitry, high-quality audio op amps are recommended for the active filters. Texas Instruments’ OPA2134,
OPA2353, and NE5532A dual op amps are shown in Figure 37 and Figure 38, and are recommended for use
with the PCM1789.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
29
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Application Information (continued)
R2
C2
R1
R3
47W
C1
+
VOUTx(4 VPP)
10 mF
+
VOUTx+
(4 VPP)
10 mF
R1
Analog Output
(2 VRMS)
R3
R2
C2
NOTE: Amplifier is an NE5532A x 1/2 or OPA2134 x1/2; R1 = 7.5 kΩ; R2 = 5.6 kΩ; R3 = 360 Ω; C1 = 3300 pF; C2 =
680 pF; Gain = 0.747;
f–3 dB = 53 kHz.
Figure 37. AC-Coupled, Post-LPF and Differential to Single-Ended Buffer
R2
C2
VOUTx+
(4 VPP)
VOUTx(4 VPP)
R1
R3
47W
C1
R1
Analog Output
(2 VRMS)
R3
R2
C2
NOTE: Amplifier is an NE5532A x 1/2 or OPA2134 x1/2; R1 = 15 kΩ; R2 = 11 kΩ; R3 = 820 Ω; C1 = 1500 pF; C2 =
330 pF; Gain = 0.733;
f–3 dB = 54 kHz.
Figure 38. DC-Coupled, Post-LPF and Differential to Single-Ended Buffer
30
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
8.2 Typical Application
R1
R2
Audio DSP
or
Decoder
R3
R4
PLL170x
ADR5/ADR1/RSV 24
1
LRCK
2
BCK
3
DIN
MC/SCL/FMT 22
4
RST
MD/SDA/DEMP 21
5
SCKI
6
VDD
7
DGND
ZERO2/AMUTEO 18
8
VCC1
AMUTEI 17
9
VCOM
MS/ADR0/RSV 23
Microcontroller
or
Microprocessor
See Termination
Circuit Options Below
MODE 20
PCM1789
ZERO1 19
C1
R5
C2
+
C4
VCC2 16
+3.3 V
+5 V
+
C3
AGND2 15
10 AGND1
11 VOUTL-
VOUTR- 14
12 VOUTL+
VOUTR+ 13
C6
+
C5
0V
LPF and Buffer
LPF and Buffer
Termination Circuit Options (select one)
3.3 V
20
3.3 V
20
R6
20
R6
20
0V
0V
NOTE: C1 through C3 are 1-μF ceramic capacitors. C4 through C6 are 10-μF electrolytic capacitors. R1 through R4 are
22-Ω to 100-Ω resistors. R5 is a resistor appropriate for pull-up. R6 is a 220-kΩ resistor, ±5%. An appropriate resistor
is required for pull-up, if ZERO2/AMUTEO pin is used as AMUTEO.
Figure 39. Basic Connection Diagram
8.2.1 Design Requirements
•
•
•
•
Control: Hardware, I2C, or SPI
Audio Input: PCM Serial Data, TDM, or DSP
Audio Output: (1.6 × VCC1) Vpp Analog Audio Biased to (0.5 × VCC1) V
Master Clock: PLL170X IC
8.2.2 Detailed Design Procedure
8.2.2.1 Hardware Control Method
There are 3 ways to control the PCM1789, hardware control, SPI, or I2C. Hardware control will provide a limited
access to control features available in the PCM1789 but can be implemented with pull up and pull downs, or with
GPIO of a microcontroller. Control via SPI or I2C will provide access to all control registers and features but will
require a digital device that can implement SPI or I2C.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
31
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
Typical Application (continued)
8.2.2.2 Audio Input
For Audio Input there are 3 options, PCM serial data, TDM, or DSP. All three will support the same quality of
audio data, but having these 3 options to match the audio sources available outputs allows for greater flexibility.
This selection is made by configuring the MODE pin which is detailed in Table 9 and shown in .
8.2.2.3 Audio Output
The output of the PCM1789 will produce a differential (1.6 × VCC1) Vpp signal at full scale into a 5-kΩ load, that
should be filtered before being sent to an amplifier. Outputs VOUT1 through VOUT8 will be biased at (0.5 × VCC1)
V.
8.2.2.4 Master Clock
The master clock can come from wither a dedicated IC such as the PLL170X series, a crystal or the audio
source IC. What is important is that the audio source and the PCM1789 are driven from the same source so that
the audio clocks will be synchronous.
8.3 Application Curve
0
Sharp
Slow
Amplitude (dB)
-20
-40
-60
-80
-100
-120
-140
0
1
2
3
4
Normalized Frequency (fS)
Figure 40. Frequency Response (Single Rate)
9 Power Supply Recommendations
The PCM1789 requires 5 V for the analog supply and 3.3 V for the digital supply. The +5-V supply is used to
power the DAC analog and output filter circuitry, and the +3.3-V supply is used to power the digital filter and
serial interface circuitry. For best performance, it is recommended to use a linear regulator (such as the REG1015/33, REG102-5/33, or REG103-5/33) with the +5-V and +3.3-V supplies.
Five capacitors are required for supply bypassing, as shown in Figure 39. These capacitors should be located as
close as possible to the PCM1789 package. The 10-μF capacitors are aluminum electrolytic, while the three 1-μF
capacitors are ceramic.
32
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PCM1789
www.ti.com
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
10 Layout
10.1 Layout Guidelines
A typical printed circuit board (PCB) layout for the PCM1789 is shown in Figure 41. A ground plane is
recommended, with the analog and digital sections being isolated from one another using a split or cut in the
circuit board. The PCM1789 should be oriented with the digital I/O pins facing the ground plane split/cut to allow
for short, direct connections to the digital audio interface and control signals originating from the digital section of
the board.
Separate power supplies are recommended for the digital and analog sections of the board. This configuration
prevents the switching noise present on the digital supply from contaminating the analog power supply and
degrading the dynamic performance of the PCM1789.
10.2 Layout Example
Analog Power
Digital Power
+3.3 VD
AGND
DGND
+5 VA +VS -VS
VDD
Digital Logic
and
Audio
Processor
VCC
DGND
PCM1789
Output
Circuits
Digital
Ground
AGND
Digital Section
Analog Section
Analog
Ground
Return Path for 3.3 VD and Digital Signals
Figure 41. Recommended PCB Layout
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
33
PCM1789
SBAS451B – OCTOBER 2008 – REVISED AUGUST 2015
www.ti.com
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For related documentation, see the following:
• Dynamic Performance Testing of Digital Audio D/A Converters, SBAA055
• PLL1700 3.3-V Dual-PLL Multiclock Generator, SBOS096
• REG101 DMOS 100 mA Low-Dropout Regulator, SBVS026
• REG102 DMOS 250 mA Low-Dropout Regulator, SBVS024
• REG103 DMOS 500 mA Low-Dropout Regulator, SBVS010
• OPAx134 SoundPlus™ High Performance Audio Operational Amplifiers, SBOS058
• OPAx353 High-Speed, Single-Supply, Rail-to-Rail Op Amps MicroAmplifier™ Series, SBOS103
• NE5532x, SA5532x Dual Low-Noise Operational Amplifiers, SLOS075
11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
Blu-ray Disc is a trademark of Blu-ray Disc Association.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
34
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: PCM1789
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
PCM1789PW
ACTIVE
TSSOP
PW
24
60
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PCM1789
Samples
PCM1789PWR
ACTIVE
TSSOP
PW
24
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PCM1789
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
