Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
Reference
Design
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
REF4132 Low-Drift, Low-Power, Small-Footprint Series Voltage Reference
1 Features
3 Description
•
•
•
The REF4132 device is a low temperature drift
(12 ppm/°C), low-power, high-precision CMOS
voltage reference, featuring ±0.05% initial accuracy,
low operating current with power consumption less
than 100μA. This device also offers very low output
noise of 15 μVp-p/V, which enables its ability to
maintain high signal integrity with high-resolution data
converters in noise critical systems. Packaged in the
same SOT-23-5 package, REF4132 offers enhanced
specifications and pin-to-pin replacement for LM4128
and LM4132.
1
•
•
•
•
•
•
Voltage options: 2.5V, 3V, 3.3V, 4.096V, 5V
Initial accuracy: ±0.05% (maximum)
Low temperature coefficient :
– A grade: 12 ppm/°C (maximum)
– B grade: 30 ppm/°C (maximum)
Operating temperature range: −40°C to +125°C
Output current: ±10 mA
Low quiescent current: 100 μA (maximum)
Output 1/f noise (0.1 Hz to 10 Hz): 15 µVPP/V
Excellent long-term stability 30 ppm/1000 hrs
Small footprint 5-pin SOT-23 package
2 Applications
•
•
•
•
•
•
Data acquisition (DAQ)
PLC analog I/O modules
Field transmitters
Motor drive control module
Battery test equipment
LCR meters
Stability and system reliability are further improved by
the low output-voltage hysteresis of the device and
low long-term output voltage drift. Furthermore, the
small size and low operating current of the devices
(100 μA) can benefit portable and battery-powered
applications.
REF4132 is specified for the wide temperature range
of −40°C to +125°C.
Device Information(1)
PART NAME
REF4132
PACKAGE
SOT-23 (5)
BODY SIZE (NOM)
2.90 mm × 1.60 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
Dropout vs. Current Load Over Temperature
+5 V
0.4
0.36
VIN
REF4132
GND
+125°C
0.32
VREF
+2.5 V
R1
10 NŸ
R2
10 NŸ
Dropout Voltage (V)
EN
0.28
+25°C
0.24
-40°C
0.2
0.16
0.12
0.08
+5 V
0.04
±
0
OPA735
+
-2.5 V
0
5
Load Current (mA)
10
-5 V
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
4
7.1
7.2
7.3
7.4
7.5
7.6
4
4
4
4
5
6
Parameter Measurement Information .................. 9
8.1
8.2
8.3
8.4
8.5
9
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Solder Heat Shift....................................................... 9
Long-Term Stability ................................................. 10
Thermal Hysteresis ................................................. 10
Power Dissipation ................................................... 10
Noise Performance ................................................. 11
Detailed Description ............................................ 12
9.1
9.2
9.3
9.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
12
12
12
13
10 Application and Implementation........................ 14
10.1 Application Information.......................................... 14
10.2 Typical Application: Basic Voltage Reference
Connection ............................................................... 14
11 Power Supply Recommendations ..................... 16
12 Layout................................................................... 17
12.1 Layout Guidelines ................................................. 17
12.2 Layout Example .................................................... 17
13 Device and Documentation Support ................. 18
13.1
13.2
13.3
13.4
13.5
13.6
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
18
18
18
18
18
18
14 Mechanical, Packaging, and Orderable
Information ........................................................... 18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (May 2020) to Revision A
•
2
Page
Added 3V, 3.3V, 4.096V, 5V output voltage variants. ............................................................................................................ 1
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
5 Device Comparison Table
PRODUCT
VOUT
REF4132 - 2.5
2.5 V
REF4132 - 3.0
3.0 V
REF4132 - 3.3
3.3 V
REF4132 - 4.0
4.096 V
REF4132 - 5.0
5V
6 Pin Configuration and Functions
DBV Package
5-Pin SOT-23
Top View
N/C
1
GND
2
EN
3
5
VREF
4
VIN
Not to scale
Pin Functions
PIN
NO.
NAME
TYPE
1
N/C
–
2
GND
Ground
DESCRIPTION
No connect pin, leave floating
Ground
3
EN
Input
4
VIN
Power
Enable pin. Enables or disables the device.
Reference voltage input
5
VREF
Output
Reference voltage output
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
3
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
Input voltage
VIN
–0.3
6
V
Enable voltage
VEN
–0.3
VIN + 0.3
V
Output voltage
VREF
–0.3
5.5
V
Output short circuit current
ISC
20
mA
Operating temperature range
TA
–55
150
°C
Storage temperature range
Tstg
–65
170
°C
(1)
UNIT
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied. These are stress ratings only and functional operation of the device at these or any other conditions
beyond those specified in the Electrical Characteristics Table is not implied.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001,
all pins (1)
±2500
Charged device model (CDM), per JEDEC specification
JESD22-C101, all pins (2)
±1500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
VREF +
VDO (1)
5.5
UNIT
VIN
Input Voltage
VEN
Enable Voltage
0
VIN
V
IL
Output Current
–10
10
mA
TA
Operating Temperature
–40
125
℃
(1)
25
V
Dropout voltage
7.4 Thermal Information
DEVICE
THERMAL METRIC (1)
DBV
UNIT
5 PINS
RθJA
Junction-to-ambient thermal resistance
185
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
156
°C/W
RθJB
Junction-to-board thermal resistance
29.6
°C/W
ΨJT
Junction-to-top characterization parameter
33.8
°C/W
ΨJB
Junction-to-board characterization parameter
29.1
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
7.5 Electrical Characteristics
At VIN = 5.5 V, VEN = VIN, CREF = 10 µF, CIN = 0.1 µF, IL = 0 mA, minimum and maximum specifications at TA = –40℃ to
125℃; typical specifications at TA = 25℃ unless otherwise noted
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
0.05
%
ACCURACY AND DRIFT
Output voltage
accuracy
Output voltage
temperature
coefficient
TA = 25°C
–0.05
–40°C ≤ TA ≤ 125°C
REF4132 A grade
12
ppm/℃
–40°C ≤ TA ≤ 125°C
REF4132 B grade
30
ppm/℃
LINE & LOAD REGULATION
VREF + VDO ≤ VIN ≤ 5.5 V
ΔVREF/ΔVIN
ΔVREF/ΔIL
Line Regulation
Load Regulation
2
ppm/V
VREF + VDO ≤ VIN ≤ 5.5 V
15
VREF = 5 V, VREF + VDO ≤ VIN ≤ 5.5 V
55
IL = 0 mA to 10mA, VIN = VREF + VDO
20
IL = 0 mA to 10mA, VIN = VREF + VDO
ppm/V
ppm/V
ppm/mA
120
ppm/mA
5.5
V
POWER SUPPLY
VIN
Input voltage
IQ
Quiescent current
VEN
Enable pin
Voltage
IEN
Enable pin
current
VDO
Dropout voltage
VREF +
VDO
Active mode
80
100
µA
Shutdown mode, VEN = 0 V
2.5
5
µA
Voltage reference in active mode (EN=1)
1.6
V
Voltage reference in shutdown mode (EN=0)
VEN = 5.5 V
1
IL = 0 mA
Short circuit current
ISC
0.5
V
2
µA
50
mV
IL = 0 mA
100
mV
IL = 10 mA
500
mV
11.5
mA
(1)
VREF = 0 V
18
Turn-on time
0.1% settling, CL = 1 µF, 10% to 90%
2.5
ms
en(p-p)
Low frequency
noise
ƒ = 0.1 Hz to 10 Hz
15
ppmp-p
en
Wide band
noise
ƒ = 10 Hz to 10 kHz
24
µVrms
Long-term stability
0 to 1000h at 35℃
30
ppm
Output voltage
hysteresis
TA= 25℃ to −40℃ to 125℃ to 25℃
35
ppm
TURNON
tON
NOISE
HYSTERESIS AND LONG-TERM STABILITY
VHYST
CAPACITIVE LOAD
CL
(1)
Stable output
capacitor range
0.1
10
µF
At higher ambient temperature the short circuit current capacity is limited due to junction temeprature max limit
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
5
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
7.6 Typical Characteristics
0.02
85
0.015
84
0.01
Quiescent Current (µA)
Output Voltage Accuracy (%)
at TA = 25°C, VIN = VEN = 5 V, IL = 0 mA, CL = 10 µF, CIN = 0.1 µF (unless otherwise noted)
0.005
0
-0.005
-0.01
82
81
80
79
-0.015
-0.02
-40
83
-15
10
35
60
Temperature (°C)
85
78
-40
110 125
Figure 1. Output Voltage Accuracy vs Temperature
Power Supply Rejection Ratio (dB)
Short Circuit Current (mA)
15
10
5
-15
10
35
60
Temperature (°C)
85
Figure 3. Short Circuit Current
110 125
-40
-60
-80
-100
100
1k
Frequency (Hz)
10k
100k
D005
Figure 4. Power-Supply Rejection Ratio vs Frequency
Load Regulation Sourcing (ppm/mA)
12
0.24
Line Regulation (ppm/V)
85
CL = 1uF
CL = 10uF
-120
10
110 125
0.26
0.22
0.2
0.18
0.16
0.14
-15
10
35
60
Temperature (°C)
85
110 125
11.5
11
10.5
10
9.5
9
8.5
8
-40
Figure 5. Line Regulation
6
35
60
Temperature (°C)
-20
20
0.12
-40
10
Figure 2. VIN vs IQ over Temperature
25
0
-40
-15
-15
10
35
60
Temperature (°C)
85
110 125
Figure 6. Load Regulation Sourcing
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
Typical Characteristics (continued)
at TA = 25°C, VIN = VEN = 5 V, IL = 0 mA, CL = 10 µF, CIN = 0.1 µF (unless otherwise noted)
800
ILOAD
720
+1mA
Noise (nV/vHz)
640
+1mA
560
480
-1mA
400
1mA/div
320
4mV/div
VOUT
240
160
80
0
10
100
1k
Frequency(Hz)
10k
250µs/div
(CL = 1µF, IOUT = 1mA)
100k
Figure 8. Load Transient
Figure 7. Noise Performance 10 Hz to 10 kHz
ILOAD
ILOAD
+1mA
+1mA
+10mA
+10mA
10mA/div
-1mA
-10mA
1mA/div
4mV/div
VOUT
VOUT
100mV/div
250µs/div
(CL = 10µF, IOUT = 1mA)
250µs/div
(CL = 1µF, IOUT = 10mA)
Figure 9. Load Transient
Figure 10. Load Transient
3
+10mA
+10mA
10mA/div
-10mA
20mV/div
VOUT
Quiescent Current Off (µA)
ILOAD
2.5
2
1.5
1
0.5
250µs/div
(CL = 10µF, IOUT = 10mA)
Figure 11. Load Transient
0
-40
-15
10
35
60
Temperature (°C)
85
110 125
Figure 12. Quiescent Current Shutdown Mode
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
7
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
Typical Characteristics (continued)
at TA = 25°C, VIN = VEN = 5 V, IL = 0 mA, CL = 10 µF, CIN = 0.1 µF (unless otherwise noted)
10
Output Voltage Stability (ppm)
5
En
1V/div
VOUT
0
-5
-10
-15
-20
-25
-30
-35
-40
0.5ms/div
0
100
200
300
400 500 600
Time (hours)
700
800
900 1000
Figure 13. Turnon Time (Enable)
Figure 14. Long Term Stability - 1000 hours (VREF)
8
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
8 Parameter Measurement Information
8.1 Solder Heat Shift
The materials used in the manufacture of the REF4132 have differing coefficients of thermal expansion, resulting
in stress on the device die when the part is heated. Mechanical and thermal stress on the device die can cause
the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a
common cause of this error.
In order to illustrate this effect, a total of 32 devices were soldered on two printed circuit boards [16 devices on
each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow
profile. The reflow profile is as shown in Figure 15. The printed circuit board is comprised of FR4 material. The
board thickness is 1.65 mm and the area is 114 mm × 152 mm.
300
Temperature (ƒC)
250
200
150
100
50
0
0
50
100
150
200
250
300
Time (seconds)
350
400
C01
Figure 15. Reflow Profile
The reference output voltage is measured before and after the reflow process; the typical shift is displayed in
Figure 16. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on
the size, thickness, and material of the printed circuit board. An important note is that the histograms display the
typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with
surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is
exposed to multiple reflows, the device must be soldered in the last pass to minimize its exposure to thermal
stress.
50%
Population (%)
40%
30%
20%
0.02
0.01
0
-0.01
0
-0.02
10%
Solder Heat Shift (%)
Figure 16. Solder Heat Shift Distribution, VREF (%)
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
9
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
8.2 Long-Term Stability
One of the key parameters of the REF4132 references is long-term stability. Typical characteristic expressed as:
curves shows the typical drift value for the REF4132 is 30 ppm from 0 to 1000 hours. This parameter is
characterized by measuring 32 units at regular intervals for a period of 1000 hours. It is important to understand
that long-term stability is not ensured by design and that the output from the device may shift beyond the typical
30 ppm specification at any time. For systems that require highly stable output voltages over long periods of
time, the designer should consider burning in the devices prior to use to minimize the amount of output drift
exhibited by the reference over time.
10
Output Voltage Stability (ppm)
5
0
-5
-10
-15
-20
-25
-30
-35
-40
0
100
200
300
400 500 600
Time (hours)
700
800
900 1000
Figure 17. Long Term Stability - 1000 hours (VREF)
8.3 Thermal Hysteresis
Thermal hysteresis is measured with the REF4132 soldered to a PCB, similar to a real-world application.
Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C,
cycling the device through the specified temperature range, and returning to 25°C. The PCB was baked at 150°C
for 30 minutes before thermal hysteresis was measured. Hysteresis can be expressed by Equation 1:
VHYST
§ | VPRE VPOST | ·
6
¨
¸ u 10 ppm
VNOM
©
¹
where
•
•
•
•
VHYST = thermal hysteresis (in units of ppm)
VNOM = the specified output voltage
VPRE = output voltage measured at 25°C pre-temperature cycling
VPOST = output voltage measured after the device has cycled from 25°C through the specified temperature
range of –40°C to +125°C and returns to 25°C.
(1)
8.4 Power Dissipation
The REF4132 voltage references are capable of source and sink up to 10 mA of load current across the rated
input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage
and load current must be carefully monitored to ensure that the device does not exceeded its maximum power
dissipation rating. The maximum power dissipation of the device can be calculated with Equation 2:
TJ TA PD u RTJA
where
•
•
•
•
10
PD is the device power dissipation
TJ is the device junction temperature
TA is the ambient temperature
RθJA is the package (junction-to-air) thermal resistance
Submit Documentation Feedback
(2)
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
Power Dissipation (continued)
Because of this relationship, acceptable load current in high temperature conditions may be less than the
maximum current-sourcing capability of the device. In no case should the device be operated outside of its
maximum power rating because doing so can result in premature failure or permanent damage to the device.
8.5 Noise Performance
2PV/div
Typical 0.1-Hz to 10-Hz voltage noise can be seen in Figure 18 . Device noise increases with output voltage and
operating temperature. Additional filtering can be used to improve output noise levels, although care must be
taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement
setup is shown in Figure 18.
1s/div
Figure 18. 0.1-Hz to 10-Hz Noise (VREF)
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
11
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
9 Detailed Description
9.1 Overview
The REF4132 is family of low-noise, precision bandgap voltage references that are specifically designed for
excellent initial voltage accuracy and drift. The Functional Block Diagram is a simplified block diagram of the
REF4132 showing basic band-gap topology.
9.2 Functional Block Diagram
N/C
Digital
Bandgap
Core
Buffer
VREF
GND
EN
Enable
Blocks
VIN
9.3 Feature Description
9.3.1 Supply Voltage
The REF4132 family of references features an extremely low dropout voltage. For loaded conditions, a typical
dropout voltage versus load is shown on Dropout vs. Current Load Over Temperature. The REF4132 features a
low quiescent current that is extremely stable over changes in both temperature and supply. The typical room
temperature quiescent current is 80 μA, and the maximum quiescent current over temperature is 100 μA. Supply
voltages below the specified levels can cause the REF4132 to momentarily draw currents greater than the typical
quiescent current. Use a power supply with a low output impedance.
9.3.2 Low Temperature Drift
The REF4132 is designed for minimal drift error, which is defined as the change in output voltage over
temperature. The drift is calculated using the box method, as described by Equation 3:
VREF(MAX) VREF(MIN)
·
§
6
Drift = ¨
¸ u 10
© VREF u Temperature Range ¹
(3)
9.3.3 Load Current
The REF4132 family is specified to deliver a current load of ±10 mA per output. The VREF output of the device
are protected from short circuits by limiting the output short-circuit current to 18 mA. The device temperature
increases according to Equation 4:
TJ TA PD u RTJA
where
•
•
•
•
TJ = junction temperature (°C),
TA = ambient temperature (°C),
PD = power dissipated (W), and
RθJA = junction-to-ambient thermal resistance (°C/W)
(4)
The REF4132 maximum junction temperature must not exceed 150°C.
12
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
9.4 Device Functional Modes
9.4.1
EN Pin
When the EN pin (ENABLE PIN) of the REF4132 is pulled high, the device is in active mode. The device must be
in active mode for normal operation. The REF4132 can be placed in shutdown mode by pulling the ENABLE pin
low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of
the device reduces to 2.5 µA in shutdown mode. The EN pin must not be pulled higher than VIN supply voltage.
See the Specifications for logic high and logic low voltage levels.
9.4.2 Negative Reference Voltage
For applications requiring a negative and positive reference voltage, the REF4132 and OPA735 can be used to
provide a dual-supply reference from a 5-V supply. Figure 19 shows the REF4132 used to provide a 2.5-V supply
reference voltage. The low drift performance of the REF4132 complements the low offset voltage and zero drift of
the OPA735 to provide an accurate solution for split-supply applications. Take care to match the temperature
coefficients of R1 and R2.
+5 V
EN
VIN
REF4132
GND
VREF
+2.5 V
R1
10 NŸ
R2
10 NŸ
+5 V
±
OPA735
+
-2.5 V
-5 V
Figure 19. REF4132 and OPA735 Create Positive and Negative Reference Voltages
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
13
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The REF4132 is a versatile device which can cater to multiple applications and use cases. Basic applications
includes positive/negative voltage reference and data acquisition systems. The table below shows the typical
application of REF4132 and its companion ADC/DAC.
Table 1. Typical Applications and Companion ADC/DAC
Applications
ADC/DAC
PLC - DCS
DAC8881, ADS8332, ADS8568, ADS8317,
ADS8588S, ADS1287
Display Test Equipment
ADS8332, ADS8168
Field Transmitters - Pressure
ADS1120
Video Surveillance - Thermal Cameras
ADS7279
Medical Blood Glucose Meter
ADS1112
10.2 Typical Application: Basic Voltage Reference Connection
The circuit shown in Figure 20 shows the basic configuration for the REF4132 references. Connect bypass
capacitors according to the guidelines in Layout Guidelines.
10
10
-
Input Signal
+
124
ADS1287
1 nF
REF
VIN
CIN
VREF
REF4132
GND
COUT
EN
VIN
Copyright © 2020, Texas Instruments Incorporated
Figure 20. Basic Reference Connection
10.2.1 Design Requirements
A detailed design procedure is described based on a design example. For this design example, use the
parameters listed in Table 2 as the input parameters.
Table 2. Design Example Parameters
DESIGN PARAMETER
Input voltage VIN
14
VALUE
5V
Output voltage VOUT
2.5 V
REF4132 input capacitor
1 µF
REF4132 output capacitor
10 µF
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
10.2.2 Detailed Design Procedure
10.2.2.1 Input and Output Capacitors
A 1-μF to 10-μF electrolytic or ceramic capacitor can be connected to the input to improve transient response in
applications where the supply voltage may fluctuate. Connect an additional 0.1-μF ceramic capacitor in parallel to
reduce high frequency supply noise.
A ceramic capacitor of at least a 0.1 μF must be connected to the output to improve stability and help filter out
high frequency noise. An additional 1-μF to 10-μF electrolytic or ceramic capacitor can be added in parallel to
improve transient performance in response to sudden changes in load current; however, keep in mind that doing
so increases the turnon time of the device.
Best performance and stability is attained with low-ESR, low-inductance ceramic chip-type output capacitors
(X5R, X7R, or similar). If using an electrolytic capacitor on the output, place a 0.1-μF ceramic capacitor in parallel
to reduce overall ESR on the output.
10.2.2.2 VIN Slew Rate Considerations
In applications with slow-rising input voltage signals, the reference exhibits overshoot or other transient
anomalies that appear on the output. These phenomena also appear during shutdown as the internal circuitry
loses power.
To avoid such conditions, ensure that the input voltage wave-form has both a rising and falling slew rate faster
than 6 V/ms.
10.2.2.3 Shutdown/Enable Feature
The REF4132 references can be switched to a low power shut-down mode when a voltage of 0.5 V or lower is
input to the ENABLE pin. Likewise, the reference becomes operational for ENABLE voltages of 1.6 V or higher.
During shutdown, the supply current drops to less than 2.5 μA, useful in applications that are sensitive to power
consumption.
If using the shutdown feature, ensure that the ENABLE pin voltage does not fall between 0.5 V and 1.6 V
because this causes a large increase in the supply current of the device and may keep the reference from
starting up correctly. If not using the shutdown feature, however, the ENABLE pin can simply be tied to the IN
pin, and the reference remains operational continuously.
85
3
84
2.5
Quiescent Current Off (µA)
Quiescent Current (µA)
10.2.3 Application Curves
83
82
81
80
1.5
1
0.5
79
78
-40
2
-15
10
35
60
Temperature (°C)
85
110 125
Figure 21. Quiescent Current vs Temperature
0
-40
-15
10
35
60
Temperature (°C)
85
110 125
Figure 22. Quiescent Current Shutdown Mode
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
15
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
11 Power Supply Recommendations
The REF4132 family of references feature an extremely low-dropout voltage. These references can be operated
with a supply of only 50 mV above the output voltage. TI recommends a supply bypass capacitor ranging
between 0.1 µF to 10 µF.
16
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
REF4132
www.ti.com
SNAS794A – JUNE 2020 – REVISED JUNE 2020
12 Layout
12.1 Layout Guidelines
Figure 23 illustrates an example of a PCB layout for a data acquisition system using the REF4132. Some key
considerations are:
• Connect low-ESR, 0.1-μF ceramic bypass capacitors at VIN, VREF of the REF4132.
• Decouple other active devices in the system per the device specifications.
• Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
• Place the external components as close to the device as possible. This configuration prevents parasitic errors
(such as the Seebeck effect) from occurring.
• Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
possible, and only make perpendicular crossings when absolutely necessary.
12.2 Layout Example
COUT
N/C 1
GND 2
5 VREF
REF4132
EN 3
4
VIN
CIN
Figure 23. Layout Example
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
17
REF4132
SNAS794A – JUNE 2020 – REVISED JUNE 2020
www.ti.com
13 Device and Documentation Support
13.1 Documentation Support
13.1.1 Related Documentation
For related documentation see the following:
• Voltage Reference Design Tips For Data Converters
• Voltage Reference Selection Basics
• Low-Drift Bidirectional Single-Supply Low-Side Current Sensing Reference Design
• OPA375, OPA2375, OPA4375 500-μV (Maximum), 10-MHz,Low Broadband Noise, RRO, Operational
Amplifier
13.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
13.3 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
13.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
13.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
18
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
Product Folder Links: REF4132
PACKAGE OPTION ADDENDUM
www.ti.com
9-Nov-2025
PACKAGING INFORMATION
Orderable part number
(1)
Status
Material type
(1)
(2)
Package | Pins
Package qty | Carrier
RoHS
(3)
Lead finish/
Ball material
MSL rating/
Peak reflow
(4)
(5)
Op temp (°C)
Part marking
(6)
REF4132A25DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24MD
REF4132A25DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24MD
REF4132A30DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24ND
REF4132A30DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24ND
REF4132A33DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24OD
REF4132A33DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24OD
REF4132A33DBVRG4
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24OD
REF4132A33DBVRG4.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24OD
24PD
REF4132A40DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
REF4132A40DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24PD
REF4132A50DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24QD
REF4132A50DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24QD
REF4132B25DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24SD
REF4132B25DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24SD
REF4132B30DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24TD
REF4132B30DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24TD
REF4132B33DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24UD
REF4132B33DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24UD
REF4132B40DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24VD
REF4132B40DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24VD
REF4132B40DBVRG4
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24VD
REF4132B40DBVRG4.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24VD
REF4132B50DBVR
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24WD
REF4132B50DBVR.B
Active
Production
SOT-23 (DBV) | 5
3000 | LARGE T&R
Yes
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
24WD
Status: For more details on status, see our product life cycle.
(2)
Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance,
reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional
waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
(3)
9-Nov-2025
RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
(4)
Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum
column width.
(5)
MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown.
Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
(6)
Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.
Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two
combined represent the entire part marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and
makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative
and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers
and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF REF4132 :
• Automotive : REF4132-Q1
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
18-Jun-2025
TAPE AND REEL INFORMATION
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
B0 W
Reel
Diameter
Cavity
A0
B0
K0
W
P1
A0
Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1
Q2
Q1
Q2
Q3
Q4
Q3
Q4
User Direction of Feed
Pocket Quadrants
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
REF4132A25DBVR
SOT-23
DBV
5
3000
178.0
9.0
REF4132A30DBVR
SOT-23
DBV
5
3000
178.0
REF4132A33DBVR
SOT-23
DBV
5
3000
178.0
REF4132A33DBVRG4
SOT-23
DBV
5
3000
REF4132A40DBVR
SOT-23
DBV
5
3000
REF4132A50DBVR
SOT-23
DBV
5
REF4132B25DBVR
SOT-23
DBV
REF4132B30DBVR
SOT-23
DBV
REF4132B33DBVR
SOT-23
W
Pin1
(mm) Quadrant
3.23
3.17
1.37
4.0
8.0
Q3
9.0
3.23
3.17
1.37
4.0
8.0
Q3
9.0
3.23
3.17
1.37
4.0
8.0
Q3
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
REF4132B40DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
REF4132B40DBVRG4
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
REF4132B50DBVR
SOT-23
DBV
5
3000
178.0
9.0
3.23
3.17
1.37
4.0
8.0
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
18-Jun-2025
TAPE AND REEL BOX DIMENSIONS
Width (mm)
W
L
H
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
REF4132A25DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132A30DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132A33DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132A33DBVRG4
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132A40DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132A50DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132B25DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132B30DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132B33DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132B40DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132B40DBVRG4
SOT-23
DBV
5
3000
445.0
220.0
345.0
REF4132B50DBVR
SOT-23
DBV
5
3000
445.0
220.0
345.0
Pack Materials-Page 2
PACKAGE OUTLINE
DBV0005A
SOT-23 - 1.45 mm max height
SCALE 4.000
SMALL OUTLINE TRANSISTOR
C
3.0
2.6
1.75
1.45
PIN 1
INDEX AREA
1
A
5
(0.1)
2X 0.95
1.9
0.1 C
B
3.05
2.75
1.9
2
(0.15)
4
0.5
5X
0.3
0.2
3
C A B
NOTE 5
4X 0 -15
(1.1)
0.15
TYP
0.00
1.45
0.90
4X 4 -15
0.25
GAGE PLANE
8
TYP
0
0.22
TYP
0.08
0.6
TYP
0.3
SEATING PLANE
4214839/K 08/2024
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.25 mm per side.
5. Support pin may differ or may not be present.
www.ti.com
EXAMPLE BOARD LAYOUT
DBV0005A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
2X (0.95)
3
4
(R0.05) TYP
(2.6)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
EXPOSED METAL
EXPOSED METAL
0.07 MIN
ARROUND
0.07 MAX
ARROUND
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4214839/K 08/2024
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DBV0005A
SOT-23 - 1.45 mm max height
SMALL OUTLINE TRANSISTOR
PKG
5X (1.1)
1
5
5X (0.6)
SYMM
(1.9)
2
2X(0.95)
4
3
(R0.05) TYP
(2.6)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X
4214839/K 08/2024
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully
indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products
are standard, catalog, general purpose devices.
TI objects to and rejects any additional or different terms you may propose.
IMPORTANT NOTICE
Copyright © 2025, Texas Instruments Incorporated
Last updated 10/2025
