Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
SN65HVD23x 3.3-V CAN Bus Transceivers
1 Features
2 Applications
•
•
•
•
1
•
•
•
•
•
•
•
•
•
(1)
Operates with a single 3.3 V Supply
Compatible With ISO 11898-2 Standard
Low Power Replacement for the PCA82C250
Footprint
Bus Pin ESD Protection Exceeds ±16 kV HBM
High Input Impedance Allows for Up to 120 Nodes
on a Bus
Adjustable Driver Transition Times for Improved
Emissions Performance
– SN65HVD230 and SN65HVD231
SN65HVD230: Low Current Standby Mode
– 370 μA Typical
SN65HVD231: Ultra Low Current Sleep Mode
– 40 nA Typical
Designed for Data Rates(1) up to 1 Mbps
Thermal Shutdown Protection
Open Circuit Fail-Safe Design
Glitch Free Power Up and Power Down Protection
for Hot Plugging Applications
•
•
•
•
Industrial Automation, Control, Sensors and Drive
Systems
Motor and Robotic Control
Building and Climate Control (HVAC)
Telecom and Basestation Control and Status
CAN Bus Standards Such as CANopen,
DeviceNet, and CAN Kingdom
3 Description
The SN65HVD230, SN65HVD231, and SN65HVD232
controller area network (CAN) transceivers are
compatible to the specifications of the ISO 11898-2
High Speed CAN Physical Layer standard
(transceiver). These devices are designed for data
rates up to 1 megabit per second (Mbps), and include
many protection features providing device and CAN
network robustness. The SN65HVD23x transceivers
are designed for use with the Texas Instruments 3.3
V µPs, MCUs and DSPs with CAN controllers, or with
equivalent protocol controller devices. The devices
are intended for use in applications employing the
CAN serial communication physical layer in
accordance with the ISO 11898 standard.
The signaling rate of a line is the number of voltage
transitions that are made per second expressed in the units
bps (bits per second).
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SN65HVD230
SN65HVD231
SOIC (8)
4.90 mm × 3.91 mm
SN65HVD232
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Equivalent Input and Output Schematic Diagrams
VCC
VREF
VCC
VCC / 2
VCC
VCC
BIAS UNIT
D
Thermal
Shutdown
VCC
RS
SLOPE CONTROL
and MODE
LOGIC
NC
R
GND
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Description (continued).........................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
8.9
8.10
8.11
1
1
1
2
4
4
5
5
Absolute Maximum Ratings ...................................... 5
ESD Ratings.............................................................. 6
Recommended Operating Conditions....................... 6
Thermal Information .................................................. 6
Electrical Characteristics: Driver ............................... 7
Electrical Characteristics: Receiver .......................... 7
Switching Characteristics: Driver .............................. 8
Switching Characteristics: Receiver.......................... 8
Switching Characteristics: Device ............................. 8
Device Control-Pin Characteristics ......................... 9
Typical Characteristics .......................................... 10
9 Parameter Measurement Information ................ 13
10 Detailed Description ........................................... 19
10.1
10.2
10.3
10.4
Overview ...............................................................
Functional Block Diagram .....................................
Feature Description ..............................................
Device Functional Modes......................................
19
19
20
20
11 Application and Implementation........................ 25
11.1 Application Information.......................................... 25
11.2 Typical Application ................................................ 26
11.3 System Example ................................................... 30
12 Power Supply Recommendations ..................... 32
13 Layout................................................................... 33
13.1 Layout Guidelines ................................................. 33
13.2 Layout Example .................................................... 34
14 Device and Documentation Support ................. 35
14.1
14.2
14.3
14.4
14.5
14.6
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
35
35
35
35
35
35
15 Mechanical, Packaging, and Orderable
Information ........................................................... 35
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision N (July 2015) to Revision O
Page
•
Changed Slope Control Resistance - kW To: Slope Control Resistance - kΩ in Figure 33................................................. 22
•
Changed Driver Output Signal Slope - V/ms To: Driver Output Signal Slope - V/µs in Figure 33....................................... 22
Changes from Revision M (May 2015) to Revision N
•
Page
Changed the data sheet title From; SN65HVD230x 3.3-V CAN Bus Transceivers To: SN65HVD23x 3.3-V CAN Bus
Transceivers .......................................................................................................................................................................... 1
Changes from Revision L (January 2015) to Revision M
•
Page
Changed Figure 44 title From: "Layout Example Schematic" To: "SN65HVD23x Board Layout"........................................ 34
Changes from Revision K (February 2011) to Revision L
Page
•
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
•
Changed the list of Features, Applications, and Description.................................................................................................. 1
•
Added THERMAL SHUTDOWN TEMPERATURE AND HYSTERESIS in the Recommended Operating Conditions table. 6
•
Added the THERMAL SHUTDOWN paragraph to the Application Information section ....................................................... 20
•
Added Figure 34 and Figure 35............................................................................................................................................ 25
•
Added the CAN TERMINATION paragraph to the Application Information section ............................................................. 26
•
Added the BUS LOADING, LENGTH AND NUMBER OF NODES paragraph to the Application Information section........ 28
2
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
Changes from Revision J (January 2009) to Revision K
•
Page
Replaced the DISSIPATION RATING TABLE with the Thermal Information table................................................................ 6
Changes from Revision I (October 2007) to Revision J
Page
•
Deleted Low-to-High Propagation Delay Time vs Common-Mode Input Voltage Characteristics ....................................... 12
•
Deleted Driver Schematic Diagram ...................................................................................................................................... 12
•
Added Figure 38 ................................................................................................................................................................... 32
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
3
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
5 Description (continued)
Designed for operation in especially harsh environments, these devices feature cross wire protection, loss of
ground and overvoltage protection, overtemperature protection, as well as wide common mode range of
operation.
The CAN transceiver is the CAN physical layer and interfaces the single ended host CAN protocol controller with
the differential CAN bus found in industrial, building automation, and automotive applications. These devices
operate over a -2 V to 7 V common mode range on the bus, and can withstand common mode transients of ±25
V.
The RS pin (pin 8) on the SN65HVD230 and SN65HVD231 provides three different modes of operation: high
speed mode, slope control mode, and low-power mode. The high speed mode of operation is selected by
connecting the RS pin to ground, allowing the transmitter output transistors to switch on and off as fast as
possible with no limitation on the rise and fall slopes. The rise and fall slopes can also be adjusted by connecting
a resistor in series between the RS pin and ground. The slope will be proportional to the pin's output current. With
a resistor value of 10 kΩ the device will have a slew rate of ~15 V/μs, and with a resistor value of 100 kΩ the
device will have a slew rate of ~2 V/μs. See Application Information for more information.
The SN65HVD230 enters a low current standby mode (listen only) during which the driver is switched off and the
receiver remains active if a high logic level is applied to the RS pin. This mode provides a lower power
consumption mode than normal mode while still allowing the CAN controller to monitor the bus for activity
indicating it should return the transceiver to normal mode or slope control mode. The host controller (MCU, DSP)
returns the device to a transmitting mode (high speed or slope control) when it wants to transmit a message to
the bus or if during standby mode it received bus traffic indicating the need to once again be ready to transmit.
The difference between the SN65HVD230 and the SN65HVD231 is that both the driver and the receiver are
switched off in the SN65HVD231 when a high logic level is applied to the RS pin. In this sleep mode the device
will not be able to transmit messages to the bus or receive messages from the bus. The device will remain in
sleep mode until it is reactivated by applying a low logic level on the RS pin.
6 Device Comparison Table
LOW POWER MODE
INTEGRATED SLOPE
CONTROL
Vref PIN
SN65HVD230
Standby mode
Yes
Yes
SN65HVD231
Sleep mode
Yes
Yes
SN65HVD232
No standby or sleep mode
No
No
PART NUMBER (1)
(1)
4
TA
MARKED AS:
VP230
40°C to 85°C
VP231
VP232
For the most current package and ordering information, see Mechanical, Packaging, and Orderable Information, or see the TI web site
at www.ti.com.
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
7 Pin Configuration and Functions
SN65HVD230D (Marked as VP230)
SN65HVD231D (Marked as VP231)
Top View
SN65HVD232D (Marked as VP232)
Top View
D
1
8
NC
CANH
GND
2
7
CANH
6
CANL
VCC
3
6
CANL
5
Vref
R
4
5
NC
D
1
8
RS
GND
2
7
VCC
3
R
4
Not to scale
Not to scale
Pin Functions
PIN
NAME
NO.
TYPE
CAN transmit data input (LOW for dominant and HIGH for recessive bus states), also called TXD, driver
input
D
1
GND
2
GND
VCC
3
Supply
R
4
O
CAN receive data output (LOW for dominant and HIGH for recessive bus states), also called RXD, receiver
output
O
SN65HVD230 and SN65HVD231: VCC / 2 reference output pin
Vref
5
NC
I
DESCRIPTION
Ground connection
Transceiver 3.3V supply voltage
NC
SN65HVD232: No Connect
CANL
6
I/O
Low level CAN bus line
CANH
7
I/O
High level CAN bus line
RS
8
NC
I
SN65HVD230 and SN65HVD231: Mode select pin: strong pull down to GND = high speed mode, strong
pull up to VCC = low power mode, 10kΩ to 100kΩ pull down to GND = slope control mode
I
SN65HVD232: No Connect
8 Specifications
8.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1) (2)
MIN
Supply voltage, VCC
MAX
UNIT
–0.3
6
V
Voltage at any bus terminal (CANH or CANL)
–4
16
V
Voltage input, transient pulse, CANH and CANL, through 100 Ω (see Figure 24)
–25
25
V
Digital Input and Output voltage, VI (D or R)
–0.5
VCC + 0.5
V
Receiver output current, IO
–11
11
mA
Continuous total power dissipation
See Thermal Information
Storage temperature, Tstg
(1)
(2)
–40
85
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
5
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
8.2 ESD Ratings
VALUE
Electrostatic
discharge
V(ESD)
(1)
(2)
Human body model (HBM), per ANSI/ESDA/JEDEC JS001 (1)
CANH, CANL and GND
±16000
All pins
±4000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
UNIT
V
±1000
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
8.3 Recommended Operating Conditions
MIN NOM MAX UNIT
Supply voltage, VCC
Voltage at any bus terminal (common mode) VIC
Voltage at any bus terminal (separately) VI
High-level input voltage, VIH
D, R
Low-level input voltage, VIL
D, R
3.6
V
7
V
–2.5
7.5
V
2
V
–6
6
V
0
VCC
V
0.75 VCC
VCC
V
0
100
kΩ
Input voltage, V(Rs)
Input voltage for standby or sleep, V(Rs)
V
0.8
Differential input voltage, VID (see Figure 22)
Wave-shaping resistance, Rs
Driver
High-level output current, IOH
3
–2 (1)
–40
Receiver
mA
–8
Driver
Low-level output current, IOL
48
Receiver
8
Thermal shutdown temperature
165
Thermal shutdown hysteresis
10
Operating free-air temperature, TA
(1)
mA
–40
°C
85
The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
8.4 Thermal Information
SN65HVD230
THERMAL METRIC (1)
SN65HVD231
SN65HVD232
D
UNIT
8 PINS
RθJA
Junction-to-ambient thermal resistance
76.8
101.5
101.5
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
33.4
43.3
43.3
°C/W
RθJB
Junction-to-board thermal resistance
15.3
42.2
42.4
°C/W
ψJT
Junction-to-top characterization parameter
1.4
4.8
4.8
°C/W
ψJB
Junction-to-board characterization parameter
14.9
41.8
41.8
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
8.5 Electrical Characteristics: Driver
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
MAX
VI = 0 V,
See Figure 18 and
Figure 20
CANH
2.45
VCC
Dominant
CANL
0.5
1.25
CANH
2.3
VOL
Recessive
VI = 3 V,
See Figure 18 and
Figure 20
CANL
2.3
VOD(D)
Dominant
VOH
Bus output
voltage
Differential
output voltage
VOD(R)
Recessive
See Figure 18
1.5
2
3
VI = 0 V,
See Figure 19
1.2
2
3
VI = 3 V,
See Figure 18
–120
0
12
VI = 3 V,
No load
–0.5
–0.2
0.05
High-level input current
VI = 2 V
IIL
Low-level input current
VI = 0.8 V
IOS
Short-circuit output current
Co
Output capacitance
ICC
Supply
current
–30
V
mV
V
μA
–30
μA
VCANH = -2 V
–250
250
VCANL = 7 V
–250
250
mA
See receiver
Standby
SN65HVD230
V(Rs) = VCC
370
600
Sleep
SN65HVD231
V(Rs) = VCC, D at VCC
0.04
1
Dominant
VI = 0 V,
No load
Dominant
10
17
Recessive
VI = VCC,
No load
Recessive
10
17
All devices
(1)
V
VI = 0 V,
IIH
UNIT
μA
mA
All typical values are at 25°C and with a 3.3-V supply.
8.6 Electrical Characteristics: Receiver
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VIT+
Positive-going input threshold voltage
VIT-
Negative-going input threshold voltage
Vhys
Hysteresis voltage (VIT+ – VIT–)
VOH
High-level output voltage
–6 V ≤ VID ≤ 500 mV, IO = –8 mA, See Figure 22
VOL
Low-level output voltage
900 mV ≤ VID ≤ 6 V, IO = 8 mA, See Figure 22
MIN
See Table 1
500
VIH = 7 V,
Bus input current
MAX
UNIT
750
900
mV
650
mV
100
2.4
0.4
VIH = 7 V
II
TYP (1)
VCC = 0 V
VIH = -2 V
VIH = -2 V,
Other input at 0 V,
D=3V
VCC = 0 V
100
250
100
350
–200
–30
–100
–20
V
μA
μA
CI
CANH, CANL input capacitance
Pin-to-ground,
VI = 0.4 sin(4E6πt) + 0.5 V
V(D) = 3 V,
32
pF
CDiff
Differential input capacitance
Pin-to-pin,
VI = 0.4 sin(4E6πt) + 0.5 V
V(D) = 3 V,
16
pF
RDiff
Differential input resistance
Pin-to-pin,
RI
CANH, CANL input resistance
ICC
Supply current
(1)
V(D) = 3 V
40
70
100
kΩ
20
35
50
kΩ
See driver
All typical values are at 25°C and with a 3.3-V supply.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
7
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
8.7 Switching Characteristics: Driver
over recommended operating conditions (unless otherwise noted)
TEST
CONDITIONS
PARAMETER
MIN
TYP
MAX
UNIT
SN65HVD230 AND SN65HVD231
tPLH
Propagation delay time, low-to-high-level
output
V(Rs) = 0 V
35
85
RS with 10 kΩ to ground
70
125
RS with 100 kΩ to ground
500
870
70
120
RS with 10 kΩ to ground
130
180
RS with 100 kΩ to ground
870
1200
V(Rs) = 0 V
tPHL
Propagation delay time, high-to-low-level
output
V(Rs) = 0 V
tsk(p)
Pulse skew (|tPHL - tPLH|)
CL = 50 pF,
See Figure 21
60
RS with 100 kΩ to ground
Differential output signal rise time
tf
Differential output signal fall time
tr
Differential output signal rise time
tf
Differential output signal fall time
tr
Differential output signal rise time
tf
Differential output signal fall time
ns
35
RS with 10 kΩ to ground
tr
ns
ns
370
V(Rs) = 0 V
RS with 10 kΩ to ground
RS with 100 kΩ to ground
25
50
100
ns
40
55
80
ns
80
120
160
ns
80
125
150
ns
600
800
1200
ns
600
825
1000
ns
SN65HVD232
tPLH
Propagation delay time, low-to-high-level output
35
85
tPHL
Propagation delay time, high-to-low-level output
70
120
tsk(p)
Pulse skew (|tPHL - tPLH|)
tr
Differential output signal rise time
25
50
100
tf
Differential output signal fall time
40
55
80
CL = 50 pF,
See Figure 21
35
ns
8.8 Switching Characteristics: Receiver
over recommended operating conditions (unless otherwise noted)
PARAMETER
tPLH
Propagation delay time, low-to-high-level output
tPHL
Propagation delay time, high-to-low-level output
tsk(p)
Pulse skew (|tPHL - tPLH|)
tr
Output signal rise time
tf
Output signal fall time
TEST CONDITIONS
MIN
See Figure 23
See Figure 23
TYP MAX
UNIT
35
50
ns
35
50
ns
10
ns
1.5
ns
1.5
ns
8.9 Switching Characteristics: Device
over recommended operating conditions (unless otherwise noted)
PARAMETER
t(LOOP1)
t(LOOP2)
8
TEST CONDITIONS
Total loop delay, driver input to receiver
output, recessive to dominant
Total loop delay, driver input to receiver
output, dominant to recessive
Submit Documentation Feedback
TYP
MAX
V(Rs) = 0 V,
See Figure 26
MIN
70
115
RS with 10 kΩ to ground,
See Figure 26
105
175
RS with 100 kΩ to ground,
See Figure 26
535
920
V(Rs) = 0 V,
See Figure 26
100
135
RS with 10 kΩ to ground,
See Figure 26
155
185
RS with 100 kΩ to ground,
See Figure 26
830
990
UNIT
ns
ns
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
8.10 Device Control-Pin Characteristics
over recommended operating conditions (unless otherwise noted)
PARAMETER
t(WAKE)
SN65HVD230 wake-up time from standby mode
with RS
SN65HVD231 wake-up time from sleep mode
with RS
Vref
Reference output voltage
I(Rs)
Input current for high-speed
(1)
TEST CONDITIONS
MIN
TYP (1)
MAX
0.55
1.5
μs
3
5
μs
UNIT
See Figure 25
-5 μA < I(Vref) < 5 μA
-50 μA < I(Vref) < 50 μA
V(Rs) < 1 V
0.45 VCC
0.55 VCC
0.4 VCC
0.6 VCC
–450
0
V
μA
All typical values are at 25°C and with a 3.3-V supply.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
9
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
8.11 Typical Characteristics
22
0
VCC = 3.3 V
60-Ω Load
RS at 0 V
−2
I I(L) − Logic Input Current − µ A
I CC − Supply Current (RMS) − mA
21
20
19
18
17
16
15
−4
−6
−8
−10
−12
−14
14
13
0
250
500
750
−16
1000
0
0.6
1.1 1.6
2.1
2.6
VI − Input Voltage − V
f − Frequency − kbps
Figure 1. Supply Current (RMS) vs Frequency
160
I OL− Driver Low-Level Output Current − mA
I I − Bus Input Current − µ A
300
200
VCC = 0 V
100
0
VCC = 3.6 V
−100
−200
−300
−400
−7 −6 −4 −3 −1 0
1
3
4
6
7
8 10 11
140
120
100
80
60
40
20
0
12
0
VI − Bus Input Voltage − V
Figure 3. Bus Input Current vs Bus Input Voltage
1
2
3
VO(CANL)− Low-Level Output Voltage − V
4
Figure 4. Driver Low-Level Output Current vs Low-Level
Output Voltage
120
3
100
2.5
VCC = 3.6 V
VOD− Dominant Voltage − V
I OH − Driver High-Level Output Current − mA
3.6
Figure 2. Logic Input Current (Pin D) vs Input Voltage
400
80
60
40
20
0
VCC = 3.3 V
VCC = 3 V
2
1.5
1
0.5
0
0.5
1
1.5
2
2.5
3
3.5
VO(CANH) − High-Level Output Voltage − V
Figure 5. Driver High-Level Output Current vs High-Level
Output Voltage
10
3.1
Submit Documentation Feedback
0
−55
−40
0
25
70
85
125
TA − Free-Air Temperature − °C
Figure 6. Dominant Voltage (VOD) vs Free-Air Temperature
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
38
RS = 0
37
36
VCC = 3 V
35
VCC = 3.3 V
34
VCC = 3.6 V
33
32
31
30
−55
−40
0
25
70
85
125
t PHL− Receiver High-to-Low Propagation Delay Time − ns
t PLH − Receiver Low-to-High Propagation Delay Time − ns
Typical Characteristics (continued)
40
RS = 0
39
VCC = 3 V
38
VCC = 3.3 V
37
VCC = 3.6 V
36
35
34
−55
TA − Free-Air Temperature − °C
VCC = 3 V
45
40
VCC = 3.3 V
35
VCC = 3.6 V
30
25
20
15
10
−55
−40
0
25
70
85
125
RS = 10 kΩ
80
VCC = 3 V
VCC = 3.3 V
VCC = 3.6 V
40
30
20
10
0
−55
−40
0
25
70
85
125
TA − Free-Air Temperature − °C
Figure 11. Driver Low-to-High Propagation Delay Time vs
Free-Air Temperature
Copyright © 2001–2018, Texas Instruments Incorporated
125
RS = 0
VCC = 3.6 V
85
80
75
VCC = 3.3 V
70
VCC = 3 V
65
60
55
50
−55
−40
0
25
70
85
125
Figure 10. Driver High-to-Low Propagation Delay Time vs
Free-Air Temperature
t PHL − Driver High-to-Low Propagation Delay Time − ns
t PLH − Driver Low-to-High Propagation Delay Time − ns
90
50
85
TA − Free-Air Temperature − °C
Figure 9. Driver Low-to-High Propagation Delay Time vs
Free-Air Temperature
60
70
90
TA − Free-Air Temperature − °C
70
25
Figure 8. Receiver High-to-Low Propagation Delay Time vs
Free-Air Temperature
t PHL− Driver High-to-Low Propagation Delay Time − ns
t PLH − Driver Low-to-High Propagation Delay Time − ns
55
RS = 0
0
TA − Free-Air Temperature − °C
Figure 7. Receiver Low-to-High Propagation Delay Time vs
Free-Air Temperature
50
−40
150
RS = 10 kΩ
VCC = 3.6 V
140
VCC = 3.3 V
130
VCC = 3 V
120
110
100
90
80
−55
−40
0
25
70
85
125
TA − Free-Air Temperature − °C
Figure 12. Driver High-to-Low Propagation Delay Time vs
Free-Air Temperature
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
11
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
800
t PHL− Driver High-to-Low Propagation Delay Time − ns
t PLH − Driver Low-to-High Propagation Delay Time − ns
Typical Characteristics (continued)
RS = 100 kΩ
700
VCC = 3 V
600
VCC = 3.3 V
500
VCC = 3.6 V
400
300
200
100
0
−55
−40
0
25
70
85
125
1000
VCC = 3.6 V
950
VCC = 3.3 V
900
850
VCC = 3 V
800
750
700
TA − Free-Air Temperature − °C
−55
−40
0
25
70
85
125
TA − Free-Air Temperature − °C
Figure 13. Driver Low-to-High Propagation Delay Time vs
Free-Air Temperature
Figure 14. Driver High-to-Low Propagation Delay Time vs
Free-Air Temperature
t f − Differential Driver Output Fall Time −
µs
50
I O − Driver Output Current − mA
RS = 100 kΩ
40
30
20
10
1.50
1.40
1.30
VCC = 3.3 V
1.20
1.10
1.00
VCC = 3.6 V
0.90
0.80
0.70
0.60
VCC = 3 V
0.50
0.40
0.30
0.20
0.10
0
0
1
1.5
2
2.5
3
3.5
4
0
VCC − Supply Voltage − V
50
100
150
200
Rs − Source Resistance − kΩ
Figure 15. Driver Output Current vs Supply Voltage
Figure 16. Differential Driver Output Fall Time vs Source
Resistance (Rs)
3
V ref − Reference Voltage − V
2.5
2
VCC = 3.6 V
1.5
VCC = 3 V
1
0.5
0
−50
−5
5
50
Iref − Reference Current − µA
Figure 17. Reference Voltage vs Reference Current
12
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
9 Parameter Measurement Information
VCC
IO
II
D
IO
60 Ω
0 V or 3 V
VOD
CANH
VI
CANL
Figure 18. Driver Voltage and Current Definitions
167 Ω
VOD
0V
60 Ω
167 Ω
±
–2 V ≤ VTEST ≤ 7 V
Figure 19. Driver VOD
Dominant
CANH
Recessive
CANL
≈3V
VOH
≈ 2.3 V
VOL
≈1V
VOH
CANH
CANL
Figure 20. Driver Output Voltage Definitions
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
13
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Parameter Measurement Information (continued)
RL = 60 Ω
Signal
Generator
(see Note A)
CL = 50 pF
(see Note B)
VO
50 Ω
RS = 0 Ω to 100 kΩ for SN65HVD230 and SN65HVD231
N/A for SN65HVD232
3V
Input
1.5 V
0V
tPLH
tPHL
VOD(D)
90%
0.9 V
Output
0.5 V
10%
tr
VOD(R)
tf
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 500 kHz, 50% duty cycle, tr ≤ 6
ns, tf ≤ 6 ns, Zo = 50 Ω.
B.
CL includes probe and jig capacitance.
Figure 21. Driver Test Circuit and Voltage Waveforms
IO
VID
V
)V
CANL
VIC + CANH
2
VCANH
VO
VCANL
Figure 22. Receiver Voltage and Current Definitions
14
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
Parameter Measurement Information (continued)
Output
Signal
Generator
(see Note A)
50 Ω
1.5 V
CL = 15 pF
(see Note B)
2.9 V
Input
2.2 V
1.5 V
tPLH
tPHL
VOH
90%
Output
1.3 V
10%
tr
VOL
tf
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 500 kHz, 50% duty cycle, tr ≤ 6
ns, tf ≤ 6 ns, Zo = 50 Ω.
B.
CL includes probe and jig capacitance.
Figure 23. Receiver Test Circuit and Voltage Waveforms
100 Ω
Pulse Generator,
15 µs Duration,
1% Duty Cycle
Figure 24. Overvoltage Protection
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
15
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Parameter Measurement Information (continued)
Table 1. Receiver Characteristics Over Common Mode With V(Rs) = 1.2 V
VIC
VID
VCANH
VCANL
R OUTPUT
-2 V
900 mV
-1.55 V
-2.45 V
L
7V
900 mV
8.45 V
6.55 V
L
1V
6V
4V
-2 V
L
4V
6V
7V
1V
L
-2 V
500 mV
-1.75 V
-2.25 V
H
7V
500 mV
7.25 V
6.75 V
H
1V
-6 V
-2 V
4V
H
4V
-6 V
1V
7V
H
X
X
Open
Open
H
VOL
VOH
VCC
10 kΩ
D
R
60 Ω
0V
Output
CL = 15 pF
RS
Generator
PRR = 150 kHz
50% Duty Cycle
tr, tf < 6 ns
Zo = 50 Ω
Signal
Generator
50 Ω
+
V(Rs)
–
VCC
1.5 V
V(Rs)
0V
t(WAKE)
R Output
1.3 V
Figure 25. t(WAKE) Test Circuit and Voltage Waveforms
16
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
0 Ω, 10 kΩ or
100 kΩ ±5%
RS
DUT
CANH
VI
D
60 Ω ±1%
CANL
R
+
15 pF ±20%
VO
VCC
VI
50%
50%
0V
t(LOOP2)
t(LOOP1)
VOH
VO
50%
50%
VOL
A.
All VI input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 6 ns, Pulse Repetition
Rate (PRR) = 125 kHz, 50% duty cycle.
Figure 26. t(LOOP) Test Circuit and Voltage Waveforms
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
17
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
CANH and CANL Inputs
D Input
VCC
VCC
110 kΩ
16 V
9 kΩ
100 kΩ
45 kΩ
Input
1 kΩ
Input
20 V
9 kΩ
9V
CANH and CANL Outputs
R Output
VCC
VCC
16 V
5Ω
Output
Output
9V
20 V
Figure 27. Equivalent Input and Output Schematic Diagrams
18
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
10 Detailed Description
10.1 Overview
ISO 11898 family of standards are the international standard for high speed serial communication using the
controller area network (CAN) bus protocol and physical layers (transceivers). It supports multimaster operation,
real time control, programmable data rates up to 1 Mbps, and powerful redundant error checking procedures that
provide reliable data transmission. It is suited for networking intelligent devices as well as sensors and actuators
within the rugged electrical environment of a machine chassis or factory floor. The SN65HVD23x family of 3.3 V
CAN transceivers implement the lowest layers of the ISO/OSI reference model, the ISO11898-2 standard. This is
the interface with the physical signaling output of the CAN controller of the Texas Instruments µPs, MCUs and
DSPs, such as TMS320Lx240x 3.3 V DSPs, as illustrated in Figure 28.
ISO 11898 Specification
Implementation
Application Specific Layer
TMS320Lx2403/6/7
3.3-V
DSP
Logic Link Control
Data-Link
Layer
Embedded
CAN
Medium Access Control
Controller
Physical Signaling
Physical
Layer
Physical Medium Attachment
SN65HVD230
Medium Dependent Interface
CAN Bus-Line
Figure 28. Layered ISO 11898 Standard Architecture
10.2 Functional Block Diagram
SN65HVD230, SN65HVD231
Logic Diagram (Positive Logic)
VCC
3
5
SN65HVD232
Logic Diagram (Positive Logic)
Vref
D
D
RS
R
1
1
8
R
7
4
6
7
4
6
CANH
CANL
CANH
CANL
Figure 29. Logic Diagram (Positive Logic)
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
19
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
10.3 Feature Description
The SN65HVD230/231/232 are pin-compatible (but not functionally identical) with one another and, depending
upon the application, may be used with identical circuit boards.
These transceivers feature single 3.3 V supply operation and standard compatibility with signaling rates up to 1
Mbps, ±16 kV HBM ESD protection on the bus pins, thermal shutdown protection, bus fault protection, and opencircuit receiver failsafe. The fail-safe design of the receiver assures a logic high at the receiver output if the bus
wires become open circuited.
The bus pins are also maintained in a high-impedance state during low VCC conditions to ensure glitch-free
power-up and power-down bus protection for hot-plugging applications. This high-impedance condition also
means that an unpowered node does not disturb the bus. Transceivers without this feature usually have a very
low output impedance. This results in a high current demand when the transceiver is unpowered, a condition that
could affect the entire bus.
10.3.1 Vref Voltage Reference
The Vref pin (pin 5) on the SN65HVD230 and SN65HVD231 is available as a VCC/2 voltage reference. This pin
can be connected to the common mode point of a split termination to help further stabilize the common mode
voltage of the bus. If the Vref pin is not used it may be left floating.
10.3.2 Thermal Shutdown
If a high ambient temperature or excessive output currents result in thermal shutdown, the driver will be disabled
and the bus pins become high impedance. During thermal shutdown the D pin to bus transmission path is
blocked and the CAN bus pins are high impedance and biased to a recessive level. Once the thermal shutdown
condition is cleared and the junction temperature drops below the thermal shutdown temperature the driver will
be reactivated and resume normal operation. During a thermal shutdown the receiver to R pin path remains
operational.
10.4 Device Functional Modes
The RS pin (Pin 8) of the SN65HVD230 and SN65HVD231 provides three different modes of operation: highspeed mode, slope-control mode, and low-power mode.
10.4.1 High-Speed Mode
The high-speed mode can be selected by applying a logic low to the RS pin (pin 8). The high-speed mode of
operation is commonly employed in industrial applications. High-speed allows the output to switch as fast as
possible with no internal limitation on the output rise and fall slopes. If the high speed transitions are a concern
for emissions performance slope control mode can be used.
If both high speed mode and the low-power standby mode is to be used in the application, direct connection to a
µP, MCU or DSP general purpose output pin can be used to switch between a logic-low level (< 1.2 V) for high
speed operation, and the logic-high level (> 0.75 VCC) for standby. Figure 30 shows a typical DSP connection,
and Figure 31 shows the HVD230 driver output signal in high-speed mode on the CAN bus.
D
GND
VCC
R
1
8
2
7
3
6
4
5
RS
CANH
CANL
Vref
IOPF6
TMS320LF2406
or
TMS320LF2407
Figure 30. RS (Pin 8) Connection to a TMS320LF2406/07 for High Speed/Standby Operation
20
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
Device Functional Modes (continued)
1 Mbps
Driver Output
NRZ Data
1
Figure 31. Typical High Speed SN65HVD230 Output Waveform into a 60-Ω Load
10.4.2 Slope Control Mode
Electromagnetic compatibility is essential in many applications while still making use of unshielded twisted pair
bus cable to reduce system cost. Slope control mode was added to the SN65HVD230 and SN65HVD231
devices to reduce the electromagnetic interference produced by the rise and fall times of the driver and resulting
harmonics. These rise and fall slopes of the driver outputs can be adjusted by connecting a resistor from RS (pin
8) to ground or to a logic low voltage, as shown in Figure 32. The slope of the driver output signal is proportional
to the pin's output current. This slope control is implemented with an external resistor value of 10 kΩ to achieve a
~15 V/μs slew rate, and up to 100 kΩ to achieve a ~2.0 V/μs slew rate as displayed in Figure 33.
D
GND
VCC
R
1
8
2
7
3
6
4
5
RS
CANH
CANL
Vref
10 kΩ
to
100 kΩ
IOPF6
TMS320LF2406
or
TMS320LF2407
Figure 32. Slope Control/Standby Connection to a DSP
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
21
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Device Functional Modes (continued)
Driver Outout Signal Slope – V/ms
25
20
15
10
5
0
0
10
4.7
20
30
40
50 33
60 47
70
6.8 10
15 22
Slope Control Resistance – kW
80
68
90
100
Figure 33. HVD230 Driver Output Signal Slope vs Slope Control Resistance Value
10.4.3 Standby Mode (Listen Only Mode) of the HVD230
If a logic high (> 0.75 VCC) is applied to RS (pin 8) in Figure 30 and Figure 32, the circuit of the SN65HVD230
enters a low-current, listen only standby mode, during which the driver is switched off and the receiver remains
active. In this listen only state, the transceiver is completely passive to the bus. It makes no difference if a slope
control resistor is in place as shown in Figure 32. The µP can reverse this low-power standby mode when the
rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The µP, sensing
bus activity, reactivates the driver circuit by placing a logic low (< 1.2 V) on RS (pin 8).
10.4.4 The Babbling Idiot Protection of the HVD230
Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is
referred to in CAN jargon as a babbling idiot). When this occurs, the µP, MCU or DSP can engage the listen-only
standby mode of the transceiver to disable the driver and release the bus, even when access to the CAN
controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state
(recessive).
10.4.5 Sleep Mode of the HVD231
The unique difference between the SN65HVD230 and the SN65HVD231 is that both driver and receiver are
switched off in the SN65HVD231 when a logic high is applied to RS (pin 8). The device remains in a very low
power-sleep mode until the circuit is reactivated with a logic low applied to RS (pin 8). While in this sleep mode,
the bus-pins are in a high-impedance state, while the D and R pins default to a logic high.
10.4.6 Summary of Device Operating Modes
Table 2 shows a summary of the operating modes for the SN65HVD230 and SN65HVD231. Please note that the
SN65HVD232 is a basic CAN transceiver has only the normal high speed mode of operation; pins 5 and 8 are no
connection (NC).
22
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
Device Functional Modes (continued)
Table 2. SN65HVD230 and SN65HVD231 Operating Modes
RS Pin
MODE
DRIVER
RECEIVER
RXD Pin
LOW, V(Rs) < 1.2 V, strong
pull down to GND
High Speed Mode
Enabled (ON) High
Speed
Enabled (ON)
Mirrors Bus State (1)
LOW, V(Rs) < 1.2 V, 10 kΩ
to 100 kΩ pull down to
GND
Slope Control Mode
Enabled (ON) with
Slope Control
Enabled (ON)
Mirrors Bus State
Disabled (OFF)
Enabled (ON)
Mirrors Bus State
Disabled (OFF)
High
HIGH, V(Rs) > 0.75 VCC
Low Current SN65HVD230: Standby
Mode
Mode
SN65HVD231: Sleep Mode
(1)
Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.
Table 3. SN65HVD230 and SN65HVD231 Driver Functions
DRIVER (SN65HVD230, SN65HVD231) (1)
INPUT D
RS
L
BUS STATE
CANL
V(Rs) < 1.2 V (including 10
kΩ to 100 kΩ pull down to
GND)
H
L
Dominant
Z
Z
Recessive
Open
X
Z
Z
Recessive
X
V(Rs) > 0.75 VCC
Z
Z
Recessive
H
(1)
OUTPUTS
CANH
H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance
Table 4. SN65HVD230 Receiver Functions
RECEIVER (SN65HVD230) (1)
(1)
DIFFERENTIAL INPUTS
RS
OUTPUT R
L
VID ≥ 0.9 V
X
0.5 V < VID < 0.9 V
X
?
VID ≤ 0.5 V
X
H
Open
X
H
H = high level; L = low level; X = irrelevant; ? = indeterminate
Table 5. SN65HVD231 Receiver Functions
RECEIVER (SN65HVD231) (1)
DIFFERENTIAL INPUTS
RS
OUTPUT R
VID ≥ 0.9 V
0.5 V < VID < 0.9 V
L
V(Rs) < 1.2 V (including 10 kΩ to 100 kΩ pull
down to GND)
?
VID ≤ 0.5 V
(1)
H
X
V(Rs) > 0.75 VCC
H
X
1.2 V < V(Rs) < 0.75 VCC
?
Open
X
H
H = high level; L = low level; X = irrelevant; ? = indeterminate
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
23
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Table 6. SN65HVD232 Receiver Functions
RECEIVER (SN65HVD232) (1)
(1)
DIFFERENTIAL INPUTS
OUTPUT R
VID ≥ 0.9 V
L
0.5 V < VID < 0.9 V
?
VID ≤ 0.5 V
H
Open
H
H = high level; L = low level; X = irrelevant; ? = indeterminate
Table 7. SN65HVD232 Driver Functions
DRIVER (SN65HVD232) (1)
OUTPUTS
INPUT D
(1)
24
CANH
BUS STATE
CANL
L
H
L
Dominant
H
Z
Z
Recessive
Open
Z
Z
Recessive
H = high level; L = low level; Z = high impedance
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
11 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
11.1 Application Information
This application section provides information concerning the implementation of the physical medium attachment
layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test
results, as well as discussions on slope control, total loop delay, and interoperability in 5-V CAN systems.
11.1.1 CAN Bus States
Typical Bus Voltage (V)
1
2
3
4
The CAN bus has two states during powered operation of the device; dominant and recessive. A dominant bus
state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus
state is when the bus is biased to VCC / 2 via the high-resistance internal resistors RI and RDiff of the receiver,
corresponding to a logic high on the D and R pins. See Figure 34 and Figure 35.
CANH
Vdiff(D)
Vdiff(R)
CANL
Recessive
Logic H
Dominant
Logic L
Recessive
Logic H
Time, t
Figure 34. CAN Bus States (Physical Bit Representation)
CANH
RXD
VCC/2
CANL
Figure 35. Simplified Recessive Common Mode Bias and Receiver
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
25
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
11.2 Typical Application
Figure 36 illustrates a typical application of the SN65HVD23x family. The output of the host µP's CAN controller
(TXD) is connected to the transceivers driver input, pin D, and the transceivers receiver output, pin R, is
connected to the input of the CAN controller (RXD). The transceiver is attached to the differential bus lines at
pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of 120 Ω, in
the standard half-duplex multipoint topology of Figure 37. Each end of the bus is terminated with 120 Ω resistors
in compliance with the standard to minimize signal reflections on the bus.
Electronic Control Unit (ECU)
TMS320Lx2403/6/7
CAN-Controller
CANTX/IOPC6
CANRX/IOPC7
D
R
SN65HVD230
CANH
CANL
CAN Bus Line
Figure 36. Details of a Typical CAN Node
ECU
1
ECU
2
ECU
n
CANH
120 Ω
CAN Bus Line
120 Ω
CANL
Figure 37. Typical CAN Network
11.2.1 Design Requirements
11.2.1.1 CAN Termination
The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with
120 Ω characteristic impedance (ZO). Resistors equal to the characteristic impedance of the line should be used
to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting
nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on
the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so
that it is not removed from the bus.
26
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
Typical Application (continued)
Node n
(with termination)
Node 1
Node 2
Node 3
MCU or DSP
MCU or DSP
MCU or DSP
CAN
Controller
CAN
Controller
CAN
Controller
CAN
Transceiver
CAN
Transceiver
CAN
Transceiver
MCU or DSP
CAN
Controller
CAN
Transceiver
RTERM
RTERM
Figure 38. Typical CAN Bus
Termination is typically a 120 Ω resistor at each end of the bus. If filtering and stabilization of the common mode
voltage of the bus is desired, then split termination may be used (see Figure 39). Split termination utilizes two
60Ω resistors with a capacitor in the middle of these resistors to ground. Split termination improves the
electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages
at the start and end of message transmissions.
Care should be taken in the power ratings of the termination resistors used. Typically the worst case condition
would be if the system power supply was shorted across the termination resistance to ground. In most cases the
current flow through the resistor in this condition would be much higher than the transceiver's current limit.
Standard Termination
CANH
Split Termination
CANH
RTERM/2
CAN
CAN
Transceiver
RTERM
Transceiver
CSPLIT
RTERM/2
CANL
CANL
Figure 39. CAN Bus Termination Concepts
11.2.1.2 Loop Propagation Delay
Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the
driver input (D pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs
(CANH and CANL) to its output (R pin).
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
27
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Typical Application (continued)
A typical loop delay for the SN65HVD230 transceiver is displayed in Figure 40. This loop delay will increase as
the slope of the driver output is slowed during slope control mode. This increased loop delay means that there is
a tradeoff between the total bus length able to be used and the driver's output slope used via the slope control
pin of the device. For example, the loop delay for a 10-kΩ resistor from the RS pin to ground is ~100 ns, and the
loop delay for a 100-kΩ resistor is ~500 ns. Therefore, if we use the following rule-of-thumb that the propagation
delay of typical twisted pair bus cable is 5 ns/m, we can calculate an approximate cable length trade-off between
normal high-speed mode and slope control mode with a 100-kΩ resistor. Using typical values, the loop delay for
a recessive to dominant bit with RS tied directly to ground is 70ns, and with a 100-kΩ resistor is 535 ns. At 5ns/m
of propagation delay, which you have to count in both directions the difference is 46.5 meters (535-70)/(2*5).
Another option to improving the elctromagnetic emissions of the device besides slowing down the edge rates of
the driver in slope control mode is using quality shielded bus cabling.
(
)
Figure 40. 70.7-ns Loop Delay Through the HVD230 With RS = 0
11.2.1.3 Bus Loading, Length and Number of Nodes
The ISO11898 Standard specifies up to 1 Mbps data rate, maximum bus length of 40 meters, maximum drop line
(stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may
have longer cables, longer stub lengths, and many more nodes. Many CAN organizations and standards have
scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level
trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications
are ARINC825, CANopen, CAN Kingdom, DeviceNet and NMEA200.
A high number of nodes requires a transceiver with high input impedance and wide common mode range such
as the SN65HVD23x CAN family. ISO11898-2 specifies the driver differential output with a 60 Ω load (two 120 Ω
termination resistors in parallel) and the differential output must be greater than 1.5 V. The SN65HVD23x devices
are specified to meet the 1.5 V requirement with a 60 Ω load, and additionally specified with a differential output
voltage minimum of 1.2 V across a common mode range of –2 V to 7 V via a 167 Ω coupling network. This
network represents the bus loading of 120 SN65HVD23x transceivers based on their minimum differential input
resistance of 40 kΩ. Therefore, the SN65HVD23x supports up to 120 transceivers on a single bus segment with
margin to the 1.2 V minimum differential input voltage requirement at each node. For CAN network design,
28
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
Typical Application (continued)
margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances,
ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may
also be extended beyond the original ISO11898 standard of 40 meters by careful system design and data rate
tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in
the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.
This flexibility in CAN network design is one of the key strengths of the various extensions and additional
standards that have been built on the original ISO11898 CAN standard. In using this flexibility comes the
responsibility of good network design.
11.2.2 Detailed Design Procedure
The following system level considerations should be looked at when designing your application. There are tradeoffs between the total number of nodes, the length of the bus, and the slope of the driver output that need to be
evaluated when building up a system
11.2.2.1 Transient Protection
Typical applications that use CAN will sometime require some form of ESD, burst, or surge protection
performance at the system level. If these requirements are higher than those of the device some form of external
protection may be needed to shield the transceiver against these high power transients that can cause damage.
Transient voltage suppressor (TVS) are very commonly used and can help clamp the amount of energy that
reaches the transceiver.
11.2.2.2 Transient Voltage Suppressors
Transient voltage suppressors are the preferred protection components for CAN bus applications due to their low
capacitance, fast response times and high peak power dissipation limits. The low bus capacitance allows these
devices to be used at many, if not all, nodes on the network without having to reduce the data rate. The quick
response times in the order of a few picoseconds enable these devices to clamp the energy of very fast
transients like ESD and EFT. Lastly, the high peak power ratings enable these devices to handle high energy
surge pulses without being damaged.
11.2.3 Application Curve
Typical driver output waveforms from a pulse input signal with different slope control resistances are displayed in
Figure 41. The top waveform show the typical differential signal when transitioning from a recessive level to a
dominant level on the CAN bus with RS tied to GND through a zero ohm resistor. The second waveform shows
the same signal for the condition with a 10k ohm resistor tied from RS to ground. The bottom waveform shows
the typical differential signal for the case where a 100k ohm resistor is tied from the RS pin to ground.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
29
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
Typical Application (continued)
RS = 0 Ω
RS = 10 kΩ
RS = 100 kΩ
Figure 41. Typical SN65HVD230 250-kbps Output Pulse Waveforms With Slope Control
11.3 System Example
11.3.1 ISO 11898 Compliance of SN65HVD23x Family of 3.3 V CAN Transceivers
11.3.1.1 Introduction
Many users value the low power consumption of operating their CAN transceivers from a 3.3 V supply. However,
some are concerned about the interoperability with 5 V supplied transceivers on the same bus. This report
analyzes this situation to address those concerns.
11.3.1.2 Differential Signal
CAN is a differential bus where complementary signals are sent over two wires and the voltage difference
between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage
difference and outputs the bus state with a single-ended output signal.
30
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
System Example (continued)
NOISE MARGIN
900 mV Threshold
RECEIVER DETECTION WINDOW
75% SAMPLE POINT
500 mV Threshold
NOISE MARGIN
Figure 42. Typical SN65HVD230 Differential Output Voltage Waveform
The CAN driver creates the differential voltage between CANH and CANL in the dominant state. The dominant
differential output of the SN65HVD23x is greater than 1.5 V and less than 3 V across a 60 ohm load as defined
by the ISO 11898 standard. These are the same limiting values for 5 V supplied CAN transceivers. Typically, the
bus termination resistors drive the bus back to the recessive bus state and not the CAN driver.
A CAN receiver is required to output a recessive state when less than 500 mV of differential voltage exists on the
bus, and a dominant state when more than 900 mV of differential voltage exists on the bus. The CAN receiver
must do this with common-mode input voltages from -2 V to 7 volts per the ISO 11898-2 standard. The
SN65HVD23x family receivers meet these same input specifications as 5 V supplied receivers.
11.3.1.2.1 Common Mode Signal
A common-mode signal is an average voltage of the two signal wires that the differential receiver rejects. The
common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. Since the bias voltage
of the recessive state of the device is dependent on VCC, any noise present or variation of VCC will have an effect
on this bias voltage seen by the bus. The SN65HVD23x family has the recessive bias voltage set higher than
0.5*VCC to comply with the ISO 11898-2 CAN standard which states that the recessive bias voltage must be
between 2 V and 3 V. The caveat to this is that the common mode voltage will drop by a couple hundred
millivolts when driving a dominant bit on the bus. This means that there is a common mode shift between the
dominant bit and recessive bit states of the device. While this is not ideal, this small variation in the driver
common-mode output is rejected by differential receivers and does not effect data, signal noise margins or error
rates.
11.3.1.3 Interoperability of 3.3-V CAN in 5-V CAN Systems
The 3.3 V supplied SN65HVD23x family of CAN transceivers are fully compatible with 5 V CAN transceivers. The
differential output voltage is the same, the recessive common mode output bias is the same, and the receivers
have the same input specifications. The only difference is in the dominant common mode output voltage is lower
in 3.3 V CAN transceivers than with 5 V supplied transceiver (by a few hundred millivolts).
To help ensure the widest interoperability possible, the SN65HVD23x family has successfully passed the
internationally recognized GIFT ICT conformance and interoperability testing for CAN transceivers which is
shown in . Electrical interoperability does not always assure interchangeability however. Most implementers of
CAN buses recognize that ISO 11898 does not sufficiently specify the electrical layer and that strict standard
compliance alone does not ensure full interchangeability. This comes only with thorough equipment testing.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
31
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
System Example (continued)
Trigger
Input
TEKTRONIX
HFS-9003
Pattern
Generator
TEKTRONIX
784D
Oscilloscope
TEKTRONIX
P6243
Single-Ended
Probes
One Meter Belden Cable # 3105A
120 W
120 W
SN65HVD230
SN65HVD230
Competitor X251
SN65HVD251
– +
HP E3516A
3.3-V Power
Supply
– +
HP E3516A
5-V Power
Supply
Figure 43. 3.3-V and 5-V CAN Transceiver System Testing
12 Power Supply Recommendations
The SN65HVD23x 3.3 V CAN transceivers provide the interface between the 3.3 V µPs, MCUs and DSPs and
the differential bus lines, and are designed to transmit data at signaling rates up to 1 Mbps as defined by the ISO
11898 standard.
To ensure reliable operation at all data rates and supply voltages, the VCC supply pin of each CAN transceiver
should be decoupled with a 100-nF ceramic capacitor located as close to the VCC and GND pins as possible. The
TPS76333 is a linear voltage regulator suitable for supplying the 3.3-V supply.
32
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
13 Layout
13.1 Layout Guidelines
In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because
ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency
layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and
portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments.
Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus
connectors. Placement at the connector also prevents these harsh transient events from propagating further into
the PCB and system.
Use VCC and ground planes to provide low inductance. Note: high frequency current follows the path of least
inductance and not the path of least resistance.
Design the bus protection components in the direction of the signal path. Do not force the transient current to
divert from the signal path to reach the protection device.
An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bi-directional
diode or varistor solution) and bus filter capacitors C8 and C9 are shown in .
The bus transient protection and filtering components should be placed as close to the bus connector, J1, as
possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.
Bus termination: Figure 44 shows split termination. This is where the termination is split into two resistors, R7
and R8, with the center or split tap of the termination connected to ground via capacitor C7. Split termination
provides common mode filtering for the bus. When termination is placed on the board instead of directly on the
bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal
integrity issues of the bus is not properly terminated on both ends. See the application section for information on
power ratings needed for the termination resistor(s).
Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples
C2, C3 (VCC).
Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize
trace and via inductance.
To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3 and R4.
To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1
and C4.
Since the internal pull up and pull down biasing of the device is weak for floating pins, an external 1k to 10k ohm
pull-up or down resistor should be used to bias the state of the pin more strongly against noise during transient
events.
Pin 1: If an open drain host processor is used to drive the D pin of the device an external pull-up resistor
between 1k and 10k ohms should be used to drive the recessive input state of the device (R1).
Pin 8: is shown assuming the mode pin, RS, will be used. If the device will only be used in normal mode or slope
control mode, R3 is not needed and the pads of C4 could be used for the pull down resistor to GND.
Pin 5 in is shown for the SN65HVD230 and SN65HVD231 devices which have a Vref output voltage reference. If
used, this pin should be tied to the common mode point of the split termination. If this feature is not used, the pin
can be left floating.
For the SN65HVD232, pins 5 and 8 are no connect (NC) pin. This means that the pins are not internally
connected and can be left floating.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
33
SN65HVD230, SN65HVD231, SN65HVD232
SLOS346O – MARCH 2001 – REVISED APRIL 2018
www.ti.com
13.2 Layout Example
GND
C8
R7
GND
C7
R3
C9
R8
J1
U1
U1
D1
C3
C2
VCC
RXD
GND
C1
R2
TXD
C4
R1
R4
RS
VCC
GND
Vref can be routed
under the device
Figure 44. SN65HVD23x Board Layout
34
Submit Documentation Feedback
Copyright © 2001–2018, Texas Instruments Incorporated
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
SN65HVD230, SN65HVD231, SN65HVD232
www.ti.com
SLOS346O – MARCH 2001 – REVISED APRIL 2018
14 Device and Documentation Support
14.1 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 8. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
SN65HVD230
Click here
Click here
Click here
Click here
Click here
SN65HVD231
Click here
Click here
Click here
Click here
Click here
SN65HVD232
Click here
Click here
Click here
Click here
Click here
14.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
14.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
14.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
14.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
14.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
15 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2001–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65HVD230 SN65HVD231 SN65HVD232
35
PACKAGE OPTION ADDENDUM
www.ti.com
13-Aug-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
SN65HVD230D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP230
SN65HVD230DG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP230
SN65HVD230DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP230
SN65HVD230DRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP230
SN65HVD231D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP231
SN65HVD231DG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP231
SN65HVD231DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP231
SN65HVD231DRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP231
SN65HVD232D
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP232
SN65HVD232DG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP232
SN65HVD232DR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP232
SN65HVD232DRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VP232
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
