Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
SN65HVDA1050A-Q1 EMC-Optimized High-Speed CAN Bus Transceiver
1 Features
3 Description
•
•
The SN65HVDA1050A-Q1 meets or exceeds the
specifications of the ISO 11898 standard for use in
applications employing a controller area network
(CAN). The device is qualified for use in automotive
applications. As a CAN bus transceiver, this device
provides differential transmit capability to the bus and
differential receive capability to a CAN controller at
signaling rates up to 1 megabit per second (Mbps).
The signaling rate of a line is the number of voltage
transitions that are made per second expressed in
bits per second (bps).
1
•
•
•
•
•
•
Qualified for Automotive Applications
Meets or Exceeds the Requirements of
ISO 11898-2
GIFT/ICT Compliant
ESD Protection up to ±12 kV (Human-Body
Model) on Bus Pins
High Electromagnetic Compliance (EMC)
SPLIT (VREF) Voltage Source for Common-Mode
Stabilization of Bus Through Split Termination
Digital Inputs Compatible With 3.3-V and 5-V
Microprocessors
Protection Features
– Bus-Fault Protection of –27 V to 40 V
– TXD Dominant Time-Out
– Thermal Shutdown Protection
– Power-Up and Power-Down Glitch-Free Bus
Inputs and Outputs
Device Information(1)
2 Applications
•
•
•
•
•
The SN65HVDA1050A-Q1 device is designed for
operation in especially harsh environments and
includes many device protection features such as
undervoltage lockout, overtemperature thermal
shutdown, wide common-mode range, and loss of
ground protection. The bus pins are also protected
against external cross-wiring, shorts to sources from
–27 V to 40 V, and voltage transients according to
ISO 7637.
PART NUMBER
GMW3122 Dual-Wire CAN Physical Layer
SAE J2284 High-Speed CAN for Automotive
Applications
SAE J1939 Standard Data Bus Interface
ISO 11783 Standard Data Bus Interface
NMEA 2000 Standard Data Bus Interface
PACKAGE
SN65HVDA1050A-Q1 SOIC (8)
BODY SIZE (NOM)
4.90 mm × 3.91 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Block Diagram
TXD
Over Temperature
Sensor
1
Silent Mode
8
S
7
CANH
VCC (3)
VCC (3)
VCC/2
Dominant
Time Out
SPLIT (5)
GND
2
VCC
3
6
CANL
RXD
4
5
SPLIT
Driver
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
4
4
4
5
5
7
7
8
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Power Dissipation Characteristics ............................
Switching Characteristics ..........................................
Typical Characteristics ..............................................
Parameter Measurement Information .................. 9
Detailed Description ............................................ 14
8.1 Overview ................................................................. 14
8.2 Functional Block Diagram ....................................... 14
8.3 Feature Description................................................. 14
8.4 Device Functional Modes........................................ 16
9
Application and Implementation ........................ 17
9.1 Application Information............................................ 17
9.2 Typical Application ................................................. 18
10 Power Supply Recommendations ..................... 21
11 Layout................................................................... 21
11.1 Layout Guidelines ................................................. 21
11.2 Layout Example .................................................... 22
12 Device and Documentation Support ................. 23
12.1
12.2
12.3
12.4
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
23
23
23
23
13 Mechanical, Packaging, and Orderable
Information ........................................................... 23
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (December 2010) to Revision B
•
2
Page
Added Pin Configuration and Functions section, ESD Ratings table, Switching Characteristics table, Power
Dissipation Characteristics table, Feature Description section, Device Functional Modes, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section ............................................................... 1
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
5 Pin Configuration and Functions
D Package
8-Pin SOIC
Top View
TXD
1
8
S
GND
2
7
CANH
VCC
3
6
CANL
RXD
4
5
SPLIT (VREF)
Pin Functions
PIN
NO.
NAME
TYPE
DESCRIPTION
1
TXD
I
2
GND
GND
CAN transmit data input (low for dominant bus state, high for recessive bus state)
3
VCC
Supply
4
RXD
O
CAN receiver data output (low in dominant bus state, high in recessive bus state)
5
SPLIT (VREF)
O
Common-mode stabilization output for split termination
6
CANL
I/O
LOW-level CAN bus line
7
CANH
I/O
HIGH-level CAN bus line
8
S
I
Ground connection
Transceiver 5-V supply voltage input
Silent mode select pin (active-high)
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
3
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
VCC
MIN
MAX
UNIT
Supply voltage (2)
–0.3
6
V
Voltage at any bus terminal [CANH, CANL, SPLIT (VREF)]
–27
40
V
20
mA
100
V
IO
Receiver output current
VI
Voltage input, ISO 7637 transient pulse (3) (CANH, CANL)
–150
VI
Voltage input (TXD, S)
–0.3
6
V
TJ
Junction temperature
–40
150
°C
Tstg
Storage temperature
–65
150
°C
(1)
(2)
(3)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values, except differential I/O bus voltages, are with respect to the network ground terminal.
Tested in accordance with ISO 7637 test pulses 1, 2, 3a, 3b per IBEE system level test (Pulse 1 = –100 V, Pulse 2 = 100 V,
Pulse 3a = –150 V, Pulse 3b = 100 V). If DC may be coupled with AC transients, externally protect the bus pins within the absolute
maximum voltage range at any bus terminal. This device has been tested with DC bus shorts to 40 V with leading common-mode
chokes. If common-mode chokes are used in the system and the bus lines may be shorted to DC, ensure that the choke type and value
in combination with the node termination and shorting voltage either do not create inductive flyback outside of voltage maximum
specification or use an external transient-suppression circuit to protect the transceiver from the inductive transients.
6.2 ESD Ratings
VALUE
Bus pins (2):
Pin 7 (CANH) and Pin 6 (CANL)
Human body model (HBM), per AEC Q100002 (1)
Pin 5 [SPLIT (VREF)] (3)
V(ESD)
Electrostatic discharge
(1)
(2)
(3)
(4)
±12000
±10000
All pins
±4000
Charged-device model (CDM), per AEC Q100-011
±1500
Machine model (4)
±200
IEC 61400-4-2 according to IBEE CAN
EMC test specification
UNIT
Bus pins to GND: Pin 7 (CANH)
and Pin 6 (CANL)
V
±7000
AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
Test method based upon JEDEC Standard 22 Test Method A114F and AEC-Q100-002, CANH and CANL bus pins stressed with
respect to each other and GND.
Test method based upon JEDEC Standard 22 Test Method A114F and AEC-Q100-002, SPLIT pin stressed with respect to GND.
Tested in accordance JEDEC Standard 22, Test Method A115A.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC
Supply voltage
4.75
5.25
V
VI or VIC
Voltage at any bus terminal (separately or common mode)
–12
12
V
VIH
High-level input voltage
TXD, S
2
5.25
V
VIL
Low-level input voltage
TXD, S
0
0.8
V
VID
Differential input voltage
–6
6
V
IOH
High-level output current
IOL
Low-level output current
TA
Operating free-air temperature
4
Submit Documentation Feedback
Driver
–70
Receiver (RXD)
mA
–2
Driver
70
Receiver (RXD)
2
See Power Dissipation Characteristics
–40
125
mA
°C
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
6.4 Thermal Information
SN65HVDA1050A-Q1
THERMAL METRIC (1)
D (SOIC)
UNIT
8 PINS
Low-K thermal resistance (2)
211
°C/W
109
°C/W
49.2
°C/W
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case (top) thermal resistance
RθJB
Junction-to-board thermal resistance
50.3
°C/W
ψJT
Junction-to-top characterization parameter
8
°C/W
ψJB
Junction-to-board characterization parameter
49.6
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
49.2
°C/W
(1)
(2)
High-K thermal resistance
(2)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Tested in accordance with the low-K (EIA/JESD51-3) or high-K (EIA/JESD51-7) thermal metric definitions for leaded surface-mount
packages.
6.5 Electrical Characteristics
over recommended operating conditions, TA = –40 to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
MAX
6
10
50
70
6
10
UNIT
SUPPLY
ICC
5-V supply current
UVCC
Silent mode
S at VCC, VI = VCC
Dominant
VI = 0 V, 60-Ω load, S = 0 V
Recessive
VI = VCC, No load, S = 0 V
Undervoltage reset threshold
2.8
4
mA
V
DRIVER
VO(D)
VO(R)
VOD(D)
VOD(R)
Bus output voltage
(dominant)
CANH
VI = 0 V, S = 0 V, RL = 60 Ω (see
Figure 3 and Figure 14)
CANL
0.8
Bus output voltage (recessive)
Differential output voltage (dominant)
Differential output voltage (recessive)
2.9
3.4
4.5
0.85
1.2
1.5
VI = 3 V, S = 0 V, RL = 60 Ω (see
Figure 3 and Figure 14)
2
2.3
3
V
VI = 0 V, RL = 60 Ω, S = 0 V (see
Figure 3, Figure 14, and Figure 4)
1.5
3
V
VI = 0 V, RL = 45 Ω, S = 0 V (see
Figure 3, Figure 14, and Figure 4)
1.4
3
V
–0.012
0.012
–0.5
0.05
VI = 3 V, S = 0 V (see Figure 3 and
Figure 14)
VI = 3 V, S = 0 V, No Load
VOC(ss)
Steady-state common-mode output voltage
S = 0 V (see Figure 9)
ΔVOC(ss)
Change in steady-state common-mode
output voltage
S = 0 V (see Figure 9)
VIH
High-level input voltage, TXD input
VIL
Low-level input voltage, TXD input
IIH
High-level input current, TXD input
VI at VCC
IIL
Low-level input current, TXD input
VI at 0 V
IO(off)
Power-off TXD output current
VCC at 0 V, TXD at 5 V
(1)
2
2.3
3
30
V
V
V
mV
2
V
0.8
V
–2
2
µA
–50
–10
µA
1
µA
All typical values are at 25°C with a 5-V supply.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
5
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
Electrical Characteristics (continued)
over recommended operating conditions, TA = –40 to 125°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
–105
–72
MAX
UNIT
DRIVER (continued)
VCANH = –12 V, CANL open (see
Figure 12)
VCANH = 12 V, CANL open (see
Figure 12)
VCANL = –12 V, CANH open (see
Figure 12)
Short-circuit steady-state output current,
dominant
IOS(ss)
0.36
–1
VCANL = 12 V, CANH open (see
Figure 12)
VCANH = 0 V, CANL open, TXD =
low,
(see Figure 12)
VCANL = 32 V, CANH open, TXD =
low,
(see Figure 12
Short-circuit steady-state output current,
recessive
IOS(ss)
CO
–0.5
71
–100
1
105
mA
–70
75
140
–20 V ≤ VCANH ≤ 32 V, CANL open,
TXD = high (see Figure 12)
–15
15
–20 V ≤ VCANL ≤ 32 V, CANH open,
TXD = high (see Figure 12)
–15
15
mA
Output capacitance
See receiver input capacitance
VIT+
Positive-going input threshold voltage
S = 0 V (see Table 1)
VIT–
Negative-going input threshold voltage
S = 0 V (see Table 1)
Vhys
Hysteresis voltage (VIT+ – VIT–)
VOH
High-level output voltage
IO = –2 mA (see Figure 7)
VOL
Low-level output voltage
IO = 2 mA (see Figure 7)
0.2
0.4
V
II(off)
Power-off bus input current (unpowered bus
leakage current)
CANH or CANL = 5 V,
Other pin at 0 V,
VCC at 0 V, TXD at 0 V
165
250
µA
IO(off)
Power-off RXD leakage current
VCC at 0 V, RXD at 5 V
20
µA
CI
Input capacitance to ground (CANH or
CANL)
TXD at 3 V,
VI = 0.4 sin (4E6πt) + 2.5 V
CID
Differential input capacitance
TXD at 3 V, VI = 0.4 sin (4E6πt)
RID
Differential input resistance
TXD at 3 V, S = 0 V
30
RIN
Input resistance (CANH or CANL)
TXD at 3 V, S = 0 V
15
RI(m)
Input resistance matching
[1 – RIN (CANH) / RIN (CANL))] × 100%
V(CANH) = V(CANL)
–3%
RECEIVER
800
900
mV
500
650
mV
100
125
mV
4
4.6
V
13
pF
6
pF
80
kΩ
30
40
kΩ
0%
3%
S PIN
VIH
High-level input voltage, S input
2
VIL
Low-level input voltage, S input
IIH
High level input current
S at 2 V
IIL
Low level input current
S at 0.8 V
V
0.8
V
20
40
70
µA
5
20
30
µA
–50 µA < IO < 50 µA (VREF)
0.4 VCC
0.5 VCC
0.6 VCC
–500 µA < IO < 500 µA (SPLIT)
0.3 VCC
0.5 VCC
0.7 VCC
SPLIT (VREF) PIN
VO
Output voltage
ILKG
Leakage current, unpowered
6
Submit Documentation Feedback
VCC = 0 V, –12 V ≤ VSPLIT ≤ 12 V
–5
5
V
µA
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
6.6 Power Dissipation Characteristics
over recommended operating conditions, TA = –40 to 125°C (unless otherwise noted)
PARAMETER
Average power
dissipation
PD
TEST CONDITIONS
MIN
TYP
VCC = 5 V, TJ = 27°C, RL = 60 Ω, S = 0 V,
Input to TXD at 500 kHz, 50% duty cycle square wave,
CL at RXD = 15 pF
MAX
UNIT
112
mW
VCC = 5.5 V, TJ = 130°C, RL = 45 Ω, S = 0 V,
Input to TXD at 500 kHz, 50% duty cycle square wave,
CL at RXD = 15 pF
170
Thermal shutdown
temperature
190
°C
6.7 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
90
230
ns
SUPPLY
td(LOOP2)
Total loop delay, driver input to
S = 0 V (see Figure 10)
receiver output, dominant to recessive
DEVICE SWITCHING CHARACTERISTICS
td(LOOP1)
Total loop delay, driver input to
S = 0 V (see Figure 10)
receiver output, recessive to dominant
90
230
ns
td(LOOP2)
Total loop delay, driver input to
S = 0 V (see Figure 10)
receiver output, dominant to recessive
90
230
ns
DRIVER SWITCHING CHARACTERISTICS
tPLH
Propagation delay time, low-to-high
level output
S = 0 V (see Figure 5)
25
65
120
ns
tPHL
Propagation delay time, high-to-low
level output
S = 0 V (see Figure 5)
25
45
120
ns
tr
Differential output signal rise time
S = 0 V (see Figure 5)
25
ns
tf
Differential output signal fall time
S = 0 V (see Figure 5)
50
ns
ten
Enable time from silent mode to
normal mode and transmission of
dominant
See Figure 8
t(dom)
Dominant time-out (1)
↓VI (see Figure 11)
1
µs
300
450
700
µs
RECEIVER SWITCHING CHARACTERISTICS
tPLH
Propagation delay time, low-to-highlevel output
S = 0 V or VCC (see Figure 7)
60
100
130
ns
tPHL
Propagation delay time, high-to-lowlevel output
S = 0 V or VCC (see Figure 7)
45
70
130
ns
tr
Output signal rise time
S = 0 V or VCC (see Figure 7)
8
ns
tf
Output signal fall time
S = 0 V or VCC (see Figure 7)
8
ns
(1)
The TXD dominant time out, t(dom), disables the driver of the transceiver once the TXD has been dominant longer than t(dom), which
releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant
again after TXD has been returned HIGH (recessive). Although this protects the bus from local faults, locking the bus dominant, it limits
the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case,
where five successive dominant bits are followed immediately by an error frame. This, along with the t(dom) minimum, limits the minimum
bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11 / t(dom) = 11 bits / 300 µs = 37 kbps.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
7
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
6.8 Typical Characteristics
3
Dominant Driver Differential Voltage (V)
Dominant Driver Differential Voltage (V)
3
2.5
2
1.5
1
0.5
Vod
0
4.75
5
VCC (V)
S=0V
RL = 60 Ω
5.25
Submit Documentation Feedback
2
1.5
1
VCC = 4.75 V
VCC = 5 V
VCC = 5.25 V
0.5
0
-45
-20
5
30
55
80
Free-Air Temperature (qC)
D001
105
130
D002
TXD Input 125 kHz
Figure 1. Driver Differential Voltage vs Supply Voltage
8
2.5
Figure 2. Dominant Driver Differential Voltage
vs Free-Air Temperature
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
7 Parameter Measurement Information
IO(CANH)
II
VO (CANH)
TXD
RL
VOD
VO(CANH) + VO(CANL )
2
VI
I I(S)
S
VOC
I O(CANL)
+
VI(S)
_
V O(CANL)
Figure 3. Driver Voltage, Current, and Test Definition
330 Ω +
- 1%
CANH
0V
TXD
VOD
RL
+
_
S
CANL
−2 V <
- VTEST <
- 7V
330 Ω +
- 1%
Figure 4. Driver VOD Test Circuit
CANH
VCC
VI
TXD
VCC/2
0V
RL = 60 Ω
±1%
VO
t PLH
CL = 100 pF
(see Note B)
VI
(See Note A)
t PHL
0.9 V
VO
S
VCC/2
10%
CANL
VO(D)
90%
tr
tf
0.5 V
VO(R)
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,
tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
B.
CL includes instrumentation and fixture capacitance within ±20%.
Figure 5. Driver Test Circuit and Voltage Waveforms
CANH
RXD
VI (CANH)
V
+ VI (CANL)
VIC = I (CANH)
2
VI (CANL)
IO
VID
CANL
VO
Figure 6. Receiver Voltage and Current Definitions
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
9
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
Parameter Measurement Information (continued)
3.5 V
CANH
VI
RXD
VI
1.5 V
2.4 V
IO
1.5 V
t PLH
CANL
(See Note A)
2V
S
CL = 15 pF ±20%
(See Note B)
VO
VO
t PHL
0.25 VCC
90%
VOH
0.75 VCC
10%
VOL
tf
tr
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,
tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
B.
CL includes instrumentation and fixture capacitance within ±20%.
Figure 7. Receiver Test Circuit and Voltage Waveforms
Table 1. Differential Input Voltage Threshold Test
INPUT
VCANH
OUTPUT
R
VCANL
|VID|
–11.1 V
–12 V
900 mV
L
12 V
11.1 V
900 mV
L
–6 V
–12 V
6V
L
12 V
6V
6V
L
–11.5 V
–12 V
500 mV
H
12 V
11.5 V
500 mV
H
–12 V
–6 V
6V
H
6V
12 V
6V
H
Open
Open
X
H
VOL
VOH
DUT
CANH
0V
VI
TXD
S
RXD
CL
(A)
VCC
60 Ω
±1%
(B)
0.5 VCC
VI
0V
CANL
VOH
0.5 VCC
VO
t en
+
VOL
VO
15 pF ± 20%
_
A.
CL = 100 pF and includes instrumentation and fixture capacitance within ±20%.
B.
All VI input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 6 ns,
pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
Figure 8. ten Test Circuit and Waveforms
10
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
CANH
TXD
VI
RL
CANL
S
VOC =
VO(CANL)
VO(CANH) + VO(CANL)
2
VOC(SS)
VOC
VO(CANH)
NOTE: All VI input pulses are from 0 V to VCC and supplied by a generator having the following characteristics: tr or tf ≤ 6 ns,
pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
Figure 9. Common-Mode Output Voltage Test and Waveforms
DUT
VCC
CANH
(B)
VI
TXD
CL
(A)
60 Ω
± 1%
0.5 VCC
TXD Input
0V
tloop2
tloop1
VOH
CANL
S
RXD Output
0.5 VCC
0.5 VCC
VOL
RXD
+
VO
15 pF ± 20%
_
A.
CL = 100 pF and includes instrumentation and fixture capacitance within ±20%.
B.
All VI input pulses are from 0 V to VCC and supplied by a generator having the following characteristics: tr or tf ≤ 6 ns,
pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.
Figure 10. t(LOOP) Test Circuit and Waveforms
CANH
VCC
VI
TXD
VI
RL = 60 Ω
±1%
CL
(B)
0V
VOD
VOD(D)
(A)
VOD
S
900 mV
500 mV
CANL
0V
t dom
A.
All VI input pulses are from 0 V to VCC and supplied by a generator having the following characteristics: tr or tf ≤ 6 ns,
pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.
B.
CL = 100 pF includes instrumentation and fixture capacitance within ±20%.
Figure 11. Dominant Time-Out Test Circuit and Waveforms
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
11
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
|IOS(SS) |
IOS
200 µs
CANH
TXD
0V
0 V or VCC
+V
S
CANL
VIN
VIN
0V
or
0V
10 µs
VIN
–V
Figure 12. Driver Short-Circuit Current Test and Waveforms
12
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
TXD Input
VCC
RXD Output
VCC
25 Ω
4.3 kΩ
Output
Input
CANL Input
CANH Input
VCC
VCC
10 kΩ
10 kΩ
20 kΩ
20 kΩ
Input
Input
10 kΩ
10 kΩ
CANH and CANL Outputs
S Input
VCC
VCC
CANH
4.3 kΩ
Input
CANL
40 kΩ
SPLIT (VREF) Output
VCC
2 kΩ
Output
2 kΩ
Figure 13. Equivalent Input and Output Schematic Diagrams
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
13
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
8 Detailed Description
8.1 Overview
The SN65HVDA1050A-Q1 CAN transceiver is compatible with the ISO 11898-2 high-speed controller area
network (CAN) physical layer standard. The device is designed to interface between the differential bus lines in
controller area network and the CAN protocol controller at data rates up to 1 Mbps.
8.2 Functional Block Diagram
Over Temperature
Sensor
S
Silent Mode
VCC
VCC
VCC/2
Dominant
Time Out
SPLIT
CANH
Driver
TXD
CANL
RXD
8.3 Feature Description
8.3.1 Operating Modes
The device has two main operating modes: normal mode and silent mode. Operating mode selection is made
through the S input pin.
Table 2. Operating Modes
S PIN
MODE
DRIVER
RECEIVER
RXD PIN
LOW
Normal
Enabled (On)
Enabled (On)
Mirrors CAN bus
HIGH
Silent
Disabled (Off)
Enabled (On)
Mirrors CAN bus
8.3.1.1 Normal Mode
This is the normal operating mode of the device. Normal mode is selected by setting S low. The CAN driver and
receiver are fully operational and CAN communication is bidirectional. The driver is translating a digital input on
TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH
and CANL to a digital output on RXD. In recessive state, the bus pins are biased to 0.5 × VCC. In dominant state,
the bus pins (CANH and CANL) are driven differentially apart. Logic high is equivalent to recessive on the bus
and logic low is equivalent to a dominant (differential) signal on the bus.
14
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
Typical Bus Voltage (V)
4
CANH
3
Vdiff(D)
2
Vdiff(R)
CANL
1
Time (t)
Recessive
Logic H
Dominant
Logic L
Recessive
Logic H
Figure 14. Bus Logic-State Voltage Definitions
The SPLIT (VREF) pin is biased to 0.5 × VCC for bus common mode bus voltage bias stabilization in split
termination network applications (see Application and Implementation).
8.3.1.2 Silent Mode
Silent mode disables the driver (transmitter) of the device; however, the receiver still operates and translates the
differential signal from CANH and CANL to the digital output on RXD. It is selected by setting S high. The bus
pins (CANH and CANL) are biased to 0.5 × VCC. The SPLIT (VREF) pin is biased to 0.5 × VCC.
8.3.2 Protection Features
8.3.2.1 TXD Dominant State Timeout
During normal mode operation (the only mode where the CAN driver is active), the TXD dominant time-out circuit
prevents the transceiver from blocking network communication in the event of a hardware or software failure
where TXD is held dominant longer than the time-out period, tDST. The dominant time-out circuit is triggered by a
falling edge on TXD. If no rising edge occurs before the time-out constant of the circuit expires (tDST), the CAN
bus driver is disabled, thus freeing the bus for communication between other network nodes. The CAN driver is
reactivated when a recessive signal occurs on the TXD pin, thus clearing the dominant-state time-out. The CAN
bus pins are biased to recessive level during a TXD dominant-state time-out, and SPLIT (VREF) remains on.
NOTE
The maximum dominant TXD time allowed by the TXD dominant state time-out limits the
minimum possible data rate of the device. The CAN protocol allows a maximum of eleven
successive dominant bits (on TXD) for the worst case, where five successive dominant
bits are followed immediately by an error frame. This, along with the t(dom) minimum, limits
the minimum bit rate. The minimum bit rate may be calculated by:
Minimum Bit Rate = 11 / t(dom)
8.3.2.2 Thermal Shutdown
If the junction temperature of the device exceeds the thermal-shutdown threshold, the device turns off the CAN
driver circuits. The SPLIT (VREF) pin remains biased. This condition is cleared when the temperature drops below
the thermal-shutdown temperature of the device.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
15
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
8.3.2.3 Undervoltage Lockout and Unpowered Device
The device has undervoltage detection and lockout on the VCC supply. If an undervoltage condition is detected
on VCC, the device protects the bus.
The TXD pin is pulled up to VCC to force a recessive input level if the pin floats. The S pin is pulled up to GND to
force the device into normal mode if the pin floats.
The bus pins [CANH, CANL, and SPLIT (VREF)] all have low leakage currents when the device is unpowered.
8.4 Device Functional Modes
Table 3. Driver Function Table (1)
INPUTS
(1)
OUTPUTS
TXD
S
CANH
CANL
BUS STATE
L
L or Open
H
L
Dominant
H
X
Z
Z
Recessive
Open
X
Z
Z
Recessive
X
H
Z
Z
Recessive
H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance
Table 4. Receiver Function Table (1)
(1)
16
DIFFERENTIAL INPUTS
VID = V(CANH) – V(CANL)
OUTPUT
RXD
BUS STATE
Dominant
VID ≥ 0.9 V
L
0.5 V < VID < 0.9 V
?
?
VID ≤ 0.5 V
H
Recessive
Open
H
Recessive
H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
9.1.1 Using the Device With 3.3-V Microcontrollers
The input level threshold for the digital input pins of this device is 3.3-V compatible; however, a few application
considerations must be taken when using this device with 3.3-V microcontrollers. The TXD input pin has an
internal pullup source to VCC. Some microcontroller vendors recommend using an open-drain configuration on
their I/O pins in this case, even though the pullup limits the current. As such, care must be taken at the
application level that TXD has sufficient pullup to meet system timing requirements for CAN. The internal pullup
on TXD especially may not be sufficient to overcome the parasitic capacitances and allow for adequate CAN
timing; thus, an additional external pullup may be required. Care must also be taken with the RXD pin of the
microcontroller, as the RXD output of this device drives the full VCC range (5 V). If the microcontroller RXD input
pin is not 5-V tolerant, this must be addressed at the application level. Other options include using a CAN
transceiver from Texas Instruments with I/O level adapting or a 3.3-V CAN transceiver.
9.1.2 Using SPLIT (VREF) With Split Termination
The SPLIT (VREF) pin voltage output provides 0.5 × VCC in normal mode. This pin is specified for both the SPLIT
sink/source current condition and the VREF sink/source current condition. The circuit may be used by the
application to stabilize the common-mode voltage of the bus by connecting it to the center tap of split termination
for the CAN network (see Figure 15). The SPLIT (VREF) pin provides a stabilizing recessive voltage drive to offset
leakage currents of unpowered transceivers or other bias imbalances that might bring the network commonmode voltage away from 0.5 × VCC. Using this feature in a CAN network improves the electromagnetic-emissions
behavior of the network by eliminating fluctuations in the bus common-mode voltage levels at the start of
message transmissions.
VCC
SN65HVDA1050A
3
7
VSPLIT = ½VCC in normal mode,
floating in other modes
5
6
CANH
SPLIT (V REF)
CANL
2
GND
Figure 15. SPLIT Pin Stabilization Circuitry and Application
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
17
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
9.2 Typical Application
VIN
VCC (3)
VIN
VOUT
S
5 V Voltage Regulator
(e.g. TPS76350)
S (8)
CANH (7)
5V MCU
VREF (5)
RXD (4)
TXD (1)
RXD
TXD
CANL (6)
Optional:
Terminating
Node
GND (2)
Figure 16. Typical Application Using Split Termination for Stabilization
9.2.1 Design Requirements
9.2.1.1 Bus Loading, Length, and Number of Nodes
The ISO 11898 Standard specifies up to 1-Mbps data rate, a maximum bus length of 40 meters, a maximum
drop-line (stub) length of 0.3 meters, and a maximum of 30 nodes. However, with careful network design, the
system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations
and standards have scaled the use of CAN for applications outside the original ISO 11898 standard. They have
made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of
these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet, and NMEA200 (see Figure 17).
Node n
(with termination)
Node 1
Node 2
Node 3
MCU or DSP
MCU or DSP
MCU or DSP
CAN Controller
CAN Controller
CAN Controller
SN65HVDA1040A-Q1
CAN Transceiver
HVDA533-Q1 CAN
Transceiver
HVDA551-Q1 CAN
Transceiver
MCU or DSP
CAN Controller
SN65HVDA1050A-Q1
CAN Transceiver
RTERM
RTERM
Figure 17. Typical CAN Bus
18
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
Typical Application (continued)
A high number of nodes requires a transceiver with high input impedance and wide common-mode range, such
as the SN65HVDA1050A-Q1 CAN transceiver. ISO 11898-2 specifies that the driver differential output with a
60-Ω load (two 120-Ω termination resistors in parallel) and the differential output must be greater than 1.5 V. The
SN65HVDA1050A-Q1 device is specified to meet the 1.5-V requirement with a 60-Ω load, and additionally
specified with a differential output voltage minimum of 1.2 V across a common-mode range of –2 V to 7 V
through a 330-Ω coupling network. This network represents the bus loading of 90 SN65HVDA1050A-Q1
transceivers based on their minimum differential input resistance of 30 kΩ. Therefore, the SN65HVDA1050A-Q1
supports up to 90 transceivers on a single bus segment with margin to the 1.2-V minimum differential input
voltage requirement at each node.
For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings,
network imbalances, ground offsets, and signal integrity; thus the practical maximum number of nodes may be
lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 meters by careful system
design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to
1-km with changes in the termination resistance, cabling, less than 64 nodes, and a significantly lowered data
rate.
This flexibility in CAN network design is one of the key strengths of the various extensions and additional
standards that have been built on the original ISO 11898 CAN standard.
9.2.1.2 CAN Termination
The ISO 11898 standard specifies the interconnect to be a twisted-pair cable (shielded or unshielded) with 120-Ω
characteristic impedance (ZO). Resistors equal to the characteristic impedance of the line must be used to
terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes
to the bus must be kept as short as possible to minimize signal reflections. The termination may be on the cable
or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so it is not
removed from the bus.
Termination is typically a 120-Ω resistor at each end of the bus. If filtering and stabilization of the common-mode
voltage of the bus is desired, then split termination may be used (see Figure 18 and Using SPLIT (VREF) With
Split Termination).
Care must be taken when determining the power ratings of the termination resistors. A typical worst case fault
condition is when the system power supply and ground are shorted across the termination resistance, which
results in much higher current through the termination resistance than the current limit of the CAN transceiver.
Standard Termination
CANH
Split Termination
CANH
RTERM/2
CAN
Transceiver
CAN
Transceiver
RTERM
RTERM/2
CANL
CANL
Figure 18. CAN Termination Scheme
9.2.1.3 Loop Propagation Delay
Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the
driver input (the TXD pin) to the differential outputs (the CANH and CANL pins), plus the delay from the receiver
inputs (the CANH and CANL) to its output (the RXD pin). A typical loop delay for the SN65HVDA1050A-Q1
transceiver is displayed in Figure 20 and Figure 21.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
19
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
Typical Application (continued)
9.2.2 Detailed Design Procedure
9.2.2.1 ESD Protection
A typical application that employs a CAN-bus network may require some form of ESD, burst, and surge
protection to shield the CAN transceiver against unwanted transients, which could cause potential damage to the
transceiver. To help shield the SN65HVDA1050A-Q1 transceiver against these high energy transients, transient
voltage suppressors can be implemented on the CAN differential bus terminals. These devices help to absorb
the impact of an ESD, burst, and/or surge strike.
9.2.2.2 Transient Voltage Suppresser (TVS) Diodes
Transient voltage suppressors are the preferred protection components for a CAN bus due to their low
capacitance, which allows for design into every node of a multi-node network without requiring a reduction in
data rate (see Figure 19). With response times of a few picoseconds and power ratings of up to several kilowatts,
TVS diodes present the most effective protection against ESD, burst, and surge transients.
Transient
Clamp
Voltage
SN65HVDA1050A-Q1
Transient
Current
Figure 19. Transcient
9.2.3 Application Curves
Figure 20. tLoop Delay Waveform Dominant to Recessive
20
Submit Documentation Feedback
Figure 21. tLoop Delay Waveform Recessive to Dominant
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
10 Power Supply Recommendations
To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF
ceramic capacitor located as close as possible to the VCC supply pins. One option is the TPS76350 device, which
is a linear voltage regulator that is suitable for the 5-V supply rail.
11 Layout
11.1 Layout Guidelines
In order for the PCB design to be successful, start with a design of the protection and filtering circuitry. Because
ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency
layout techniques must be applied during PCB design. On-chip IEC ESD protection is good for laboratory and
portable equipment, but it is usually not sufficient for EFT and surge transients occurring in industrial
environments. Therefore, robust and reliable bus node design requires the use of external transient protection
devices at the bus connectors. Placement at the connector also prevents these harsh transient events from
propagating further into the PCB and system.
Use VCC and ground planes to provide low inductance.
NOTE
High-frequency current follows the path of least inductance and not the path of least
resistance.
Design the bus protection components in the direction of the signal path. Do not force the transient current to
divert from the signal path to reach the protection device. An example placement of the transient voltage
suppressor (TVS) device indicated as D1 (either bidirectional diode or varistor solution) and bus filter capacitors
C5 and C7 are shown in Figure 22.
The bus transient protection and filtering components must be placed as close to the bus connector, J1, as
possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.
Bus termination: Figure 22 shows split termination, which is where the termination is split into two resistors, R5
and R6, with the center or split tap of the termination connected to ground through capacitor C6. Split termination
provides common-mode filtering for the bus. When termination is placed on the board instead of directly on the
bus, care must be taken to ensure that the terminating node is not removed from the bus because this causes
signal integrity issues if the bus is not properly terminated on both ends. Bypass and bulk capacitors must be
placed as close as possible to the supply pins of transceiver, examples include C2 and C3 (VCC).
Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize
trace and via inductance.
To limit the current of digital lines, serial resistors may be used. Examples are R1, R2, R3, and R4.
To filter noise on the digital I/O lines, a capacitor may be used close to the input side of the I/O as shown by C1
and C4.
Because the internal pullup and pulldown biasing of the device is weak for floating pins, an external 1-kΩ to
10-kΩ pullup or pulldown resistor must be used to bias the state of the pin more strongly against noise during
transient events.
Pin 1: If an open-drain host processor is used to drive the TXD pin of the device, an external pullup resistor
between 1 kΩ and 10 kΩ must be used to drive the recessive input state of the device.
Pin 5: SPLIT must be connected to the center point of a split termination scheme to help stabilize the commonmode voltage to VCC / 2. If SPLIT is unused, it must be left floating.
Pin 8: Is shown assuming the mode pin, STB, is used. If the device is only to be used in normal mode, R3 is not
needed, and the pads of C4 could be used for the pulldown resistor to GND
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
21
SN65HVDA1050A-Q1
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
www.ti.com
11.2 Layout Example
TXD
R1
R3
C4
GND
2
7
R5
R2
6
4
5
R6
J1
RXD
3
C6
C7
VCC
SPLIT
D1
C3
C2
U1
SN65HVDA1050A-Q1
VCC/GND
C5
8
C1
1
R4
Figure 22. Layout
22
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
SN65HVDA1050A-Q1
www.ti.com
SLLS994B – FEBRUARY 2010 – REVISED JULY 2015
12 Device and Documentation Support
12.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.2 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVDA1050A-Q1
Submit Documentation Feedback
23
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
SN65HVDA1050AQDRQ1
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
A1050A
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
