SN65LVDS94
www.ti.com
SLLS298F – MAY 1998 – REVISED JANUARY 2006
LVDS SERDES RECEIVER
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
4:28 Data Channel Expansion at up to 1.904
Gigabits per Second Throughput
Suited for Point-to-Point Subsystem
Communication With Very Low EMI
4 Data Channels and Clock Low-Voltage
Differential Channels in and 28 Data and
Clock Out Low-Voltage TTL Channels Out
Operates From a Single 3.3-V Supply and
250 mW (Typ)
5-V Tolerant SHTDN Input
Rising Clock Edge Triggered Outputs
Bus Pins Tolerate 4-kV HBM ESD
Packaged in Thin Shrink Small-Outline
Package With 20 Mil Terminal Pitch
Consumes
很抱歉,暂时无法提供与“SN65LVDS94DGGR”相匹配的价格&库存,您可以联系我们找货
免费人工找货