Sample &
Buy
Product
Folder
Technical
Documents
Support &
Community
Tools &
Software
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
SN65MLVD20xx Multipoint-LVDS Line Driver and Receiver
1 Features
2 Applications
•
•
1
•
•
•
•
•
•
•
•
•
•
(1)
Low-Voltage Differential 30-Ω to 55-Ω Line Drivers
and Receivers for Signaling Rates(1) up to
100 Mbps, Clock Frequencies up to 50 MHz
Type-1 Receivers Incorporate 25 mV of
Hysteresis (SN65MLVD200A, SN65MLVD202A)
Type-2 Receivers Provide an Offset (100 mV)
Threshold to Detect Open-Circuit and Idle-Bus
Conditions (SN65MLVD204A, SN65MLVD205A)
Meets or Exceeds the M-LVDS Standard
TIA/EIA-899 for Multipoint Data Interchange
Controlled Driver Output Voltage Transition Times
for Improved Signal Quality
–1 V to 3.4 V of Common-Mode Voltage Range
Allows Data Transfer With 2 V of Ground Noise
Bus Pins High Impedance When Disabled
or VCC ≤ 1.5 V
200-Mbps Devices Available (SN65MLVD201,
SN65MLVD203, SN65MLVD206, SN65MLVD207)
Bus Pin ESD Protection Exceeds 8 kV
Packages Available:
– 8-Pin SOIC
SN65MLVD200A, SN65MLVD204A
– 14-Pin SOIC
SN65MLVD202A, SN65MLVD205A
Improved Alternatives to the SN65MLVD200,
SN65MLVD202A, SN65MLVD204A, and
SN65MLVD205A Devices
•
•
•
•
Low-Power, High-Speed, Short-Reach Alternative
to TIA/EIA-485
Backplane or Cabled Multipoint Data and Clock
Transmission
Cellular Base Stations
Central Office Switches
Network Switches and Routers
3 Description
The SN65MLVD20xx devices are multipoint lowvoltage differential (M-LVDS) line drivers and
receivers that are optimized to operate at signaling
rates up to 100 Mbps. All parts comply with the
multipoint low-voltage differential signaling (M-LVDS)
standard TIA/EIA-899.
The SN65MLVD20xx devices have enhancements
over their predecessors. Improved features include
controlled slew rate on the driver output to help
minimize reflections from unterminated stubs, which
results in better signal integrity. Additionally, 8-kV
ESD protection on the bus pins for more robustness.
The same footprint definition was maintained making
for an easy drop-in replacement for a system
performance upgrade.
The devices are characterized for operation from
–40°C to 85°C.
Device Information(1)
PART NUMBER
The signaling rate of a line, is the number of voltage
transitions that are made per second expressed in the units
bps (bits per second).
SN65MLVD200A
SN65MLVD204A
SN65MLVD202A
SN65MLVD205A
PACKAGE
BODY SIZE (NOM)
SOIC (8)
4.90 mm × 3.91 mm
SOIC (14)
8.65 mm × 3.91 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Logic Diagrams (Positive Logic)
SN65MLVD202A, SN65MLVD205A
SN65MLVD200A, SN65MLVD204A
DE
D
RE
3
4
DE
2
1
R
D
RE
6
7
A
B
5
10
4
Y
Z
3
2
R
9
12
11
A
B
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
9
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
7.11
4
4
4
4
5
5
6
6
7
7
8
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Electrical Characteristics – Driver .............................
Electrical Characteristics – Receiver ........................
Electrical Characteristics – BUS Input and Output ...
Switching Characteristics – Driver ............................
Switching Characteristics – Receiver......................
Typical Characteristics ............................................
Parameter Measurement Information ................ 10
Detailed Description ............................................ 16
9.1
9.2
9.3
9.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
16
16
16
17
10 Application and Implementation........................ 19
10.1 Application Information.......................................... 19
10.2 Typical Application ............................................... 19
11 Power Supply Recommendations ..................... 23
12 Layout................................................................... 23
12.1 Layout Guidelines ................................................. 23
12.2 Layout Example .................................................... 27
13 Device and Documentation Support ................. 28
13.1
13.2
13.3
13.4
13.5
13.6
Documentation Support ........................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
28
28
29
29
29
29
14 Mechanical, Packaging, and Orderable
Information ........................................................... 29
4 Revision History
Changes from Revision C (September 2015) to Revision D
•
Page
Deleted Features list item "Meets ±8-kV IEC 61000-4-2, Contact Discharge" ...................................................................... 1
Changes from Revision B (June 2015) to Revision C
Page
•
Deleted row "Open Circuit" from Table 3 and Table 4 as redundant .................................................................................. 17
•
Changed from "VID ≥ 50 mV " to "VID ≥ 150 mV " in Table 4 ............................................................................................... 17
•
Changed from "–50 mV < VID < 150 mV" to "50 mV < VID < 150 mV" in Table 4 ................................................................ 17
Changes from Revision A (December 2003) to Revision B
Page
•
Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes,
Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..................................... 1
•
Removed SN65MLVD204B from the data sheet.................................................................................................................... 1
•
Changed Ordering Information to Device Comparison Table ................................................................................................ 3
•
Deleted |VID| MIN value in Recommended Operating Conditions .......................................................................................... 4
•
Changed Multipoint Configuration image ............................................................................................................................. 19
Changes from Original (December 2003) to Revision A
•
2
Page
Deleted duplicate Note from Figure 23 ................................................................................................................................ 14
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
5 Device Comparison Table
PART NUMBER
FOOTPRINT
RECEIVER TYPE
SN65MLVD200AD
SN75176
Type 1
SM65MLVD202AD
SN75ALS180
Type 1
SN65MLVD204AD
SN75176
Type 2
SM65MLVD205AD
SN75ALS180
Type 2
6 Pin Configuration and Functions
D Package
8-Pin SOIC
Top View
R
RE
DE
D
1
8
2
7
3
6
4
5
D Package
14-Pin SOIC
Top View
VCC
B
A
GND
NC
R
RE
DE
D
GND
GND
1
14
2
13
3
12
4
11
5
10
6
9
7
8
VCC
VCC
A
B
Z
Y
NC
Pin Functions
PIN
NAME
TYPE
DESCRIPTION
SOIC-8
SOIC-14
A
6
12
I/O
Differential I/O
B
7
11
I/O
Differential I/O
D
4
5
I
Driver input
DE
3
4
I
Driver enable pin: High = Enable, Low = Disable
GND
5
6, 7
Power
NC
—
1, 8
NC
R
1
2
O
Receiver output
RE
2
3
I
Receiver enable pin: High = Disable, Low = Enable
VCC
8
13, 14
Power
Y
—
9
I/O
Differential I/O
Z
—
10
I/O
Differential I/O
Copyright © 2003–2015, Texas Instruments Incorporated
Supply ground
No internal connection
Power supply, 3.3 V
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
3
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range unless otherwise noted (1)
MIN
MAX
UNIT
–0.5
4
V
D, DE, RE
–0.5
4
V
A, B (SN65MLVD200A and SN65MLVD204A)
–1.8
4
V
–4
6
V
R
–0.3
4
V
Y, Z, A, or B
–1.8
4
V
Supply voltage (2), VCC
Input voltage
A, B (SN65MLVD202A, SN65MLVD205A)
Output voltage range
Continuous power dissipation
See Thermal Information
Storage temperature, Tstg
(1)
(2)
–65
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
7.2 ESD Ratings
VALUE
V(ESD)
Electrostatic discharge
Human body model (HBM), per
ANSI/ESDA/JEDEC JS-001, all pins (1)
Charged device model (CDM), per JEDEC
specification JESD22-C101, all pins (2)
(1)
(2)
All pins except A, B, Y,
and Z
±4000
A, B, Y, and Z
±8000
All pins
±1500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
MIN
NOM
3.3
MAX
UNIT
VCC
Supply voltage
3
3.6
V
VIH
High-level input voltage
2
VCC
V
VIL
Low-level input voltage
GND
0.8
V
Voltage at any bus terminal VA VB VY or VZ
–1.4
3.8
V
|VID|
Magnitude of differential input voltage
RL
Differential load resistance
1/tUI
Signaling rate
TA
Operating free-air temperature
VCC
30
V
Ω
50
100
Mbps
85
°C
–40
7.4 Thermal Information
THERMAL METRIC
(1)
SN65MLVD200A,
SN65MLVD204A
SN65MLVD202A,
SN65MLVD205A
D (SOIC)
D (SOIC)
UNIT
8 PINS
14 PINS
RθJA
Junction-to-ambient thermal resistance
103.9
78.9
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
50.6
39
°C/W
RθJB
Junction-to-board thermal resistance
44.5
33.3
°C/W
ψJT
Junction-to-top characterization parameter
8.1
7.2
°C/W
ψJB
Junction-to-board characterization parameter
43.9
33
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report (SPRA953).
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
7.5 Electrical Characteristics
over recommended operating conditions unless otherwise noted
PARAMETER
ICC
Supply current
PD
(1)
TEST CONDITIONS
MIN
Driver only
RE and DE at VCC, RL = 50 Ω, All others open
Both disabled
RE at VCC, DE at 0 V, RL = No Load, All others open
Both enabled
RE at 0 V, DE at VCC, RL = 50 Ω, All others open
Receiver only
RE at 0 V, DE at 0 V, All others open
Device power dissipation
TYP (1)
MAX
13
22
RL = 50 Ω, Input to D is a 50-MHz 50% duty cycle square
wave,
DE = high, RE = low, TA = 85°C
1
4
16
24
4
13
94
UNIT
mA
mW
All typical values are at 25°C and with a 3.3-V supply voltage.
7.6 Electrical Characteristics – Driver
over recommended operating conditions unless otherwise noted
PARAMETER
MIN (1) TYP (2)
TEST CONDITIONS
|VAB| or
|VYZ|
Differential output voltage magnitude
Δ|VAB| or
Δ|VYZ|
Change in differential output voltage magnitude
between logic states
VOS(SS)
Steady-state common-mode output voltage
ΔVOS(SS)
Change in steady-state common-mode output
voltage between logic states
VOS(PP)
Peak-to-peak common-mode output voltage
VY(OC) or
VA(OC)
Maximum steady-state open-circuit output voltage
VZ(OC) or
VB(OC)
Maximum steady-state open-circuit output voltage
VP(H)
Voltage overshoot, low-to-high level output
VP(L)
Voltage overshoot, high-to-low level output
IIH
High-level input current (D, DE)
VIH = 2 V to VCC
IIL
Low-level input current (D, DE)
VIL = GND to 0.8 V
|IOS|
Differential short-circuit output current magnitude
See Figure 4
IOZ
High-impedance state output current (driver only)
–1.4 V ≤ (VY or VZ) ≤ 3.8 V,
Other output = 1.2 V
IO(OFF)
Power-off output current
–1.4 V ≤ (VY or VZ) ≤ 3.8 V, Other
output = 1.2 V, 0 V ≤ VCC≤ 1.5 V
UNIT
480
650
mV
–50
50
mV
0.8
1.2
V
–50
50
mV
150
mV
0
2.4
V
0
2.4
V
1.2 VSS
V
0
10
µA
0
10
µA
24
mA
–15
10
µA
–10
10
µA
See Figure 14
See Figure 15
See Figure 19
See Figure 17
–0.2 VSS
CY or CZ
Output capacitance
VI = 0.4 sin(30E6πt) + 0.5 V,
Other input at 1.2 V, driver
disabled
CYZ
Differential output capacitance
VAB = 0.4 sin(30E6πt) V,
Driver disabled
CY/Z
Output capacitance balance, (CY/CZ)
(1)
(2)
(3)
MAX
V
(3)
3
pF
(3)
2.5
0.99
pF
1.01
The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
All typical values are at 25°C and with a 3.3-V supply voltage.
HP4194A impedance analyzer (or equivalent)
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
5
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
7.7 Electrical Characteristics – Receiver
over recommended operating conditions unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN TYP (1) MAX
Type 1
50
Type 2
150
UNIT
VIT+
Positive-going differential input voltage threshold
VIT-
Negative-going differential input voltage threshold
VHYS
Differential input voltage hysteresis, (VIT+ – VIT–)
VOH
High-level output voltage (R)
IOH = –8 mA
VOL
Low-level output voltage (R)
IOL = 8 mA
0.4
V
IIH
High-level input current (RE)
VIH = 2 V to VCC
–10
0
µA
IIL
Low-level input current (RE)
VIL = GND to 0.8 V
–10
0
µA
IOZ
–10
15
µA
Type 1
See Figure 9, Table 1, and
Table 2
Type 2
–50
mV
50
Type 1
25
Type 2
0
mV
2.4
High-impedance output current (R)
VO = 0 V or 3.6 V
CA or
CB
Input capacitance
VI = 0.4 sin(30E6πt) + 0.5 V (2),
Other input at 1.2 V
CAB
Differential input capacitance
VAB = 0.4 sin(30E6πt) V (2)
CA/B
Input capacitance balance, (CA/CB)
(1)
(2)
mV
V
3
pF
2.5
0.99
pF
1.01
All typical values are at 25°C and with a 3.3-V supply voltage.
HP4194A impedance analyzer (or equivalent)
7.8 Electrical Characteristics – BUS Input and Output
over recommended operating conditions unless otherwise noted
PARAMETER
Receiver or transceiver with driver disabled
input current
IA
Receiver or transceiver with driver disabled
input current
IB
IAB
Receiver or transceiver with driver disabled
differential input current (IA – IB)
IA(OFF)
Receiver or transceiver power-off input current
IB(OFF)
Receiver or transceiver power-off input current
TEST CONDITIONS
MIN
TYP (1)
MAX
VA = 3.8 V,
VB = 1.2 V,
0
32
VA = 0 V or 2.4 V,
VB = 1.2 V
–20
20
VA = –1.4 V,
VB = 1.2 V
–32
0
VB = 3.8 V,
VA = 1.2 V
0
32
VB = 0 V or 2.4 V,
VA = 1.2 V
–20
20
VB = –1.4 V,
VA = 1.2 V
–32
0
VA = VB,
1.4 ≤ VA ≤ 3.8 V
–4
4
VA = 3.8 V,
VB = 1.2 V,
0 V ≤ VCC ≤ 1.5 V
0
32
VA = 0 V or 2.4 V,
VB = 1.2 V,
0 V ≤ VCC ≤ 1.5 V
–20
20
VA = –1.4 V,
VB = 1.2 V,
0 V ≤ VCC ≤ 1.5 V
–32
0
VB = 3.8 V,
VA = 1.2 V,
0 V ≤ VCC ≤ 1.5 V
0
32
VB = 0 V or 2.4 V,
VA = 1.2 V,
0 V ≤ VCC ≤ 1.5 V
–20
20
VB = –1.4 V,
VA = 1.2 V,
0 V ≤ VCC ≤ 1.5 V
–32
0
–4
4
UNIT
µA
µA
µA
µA
µA
IAB(OFF)
Receiver input or transceiver power-off
differential input current (IA – IB)
VA = VB, 0 V ≤ VCC ≤ 1.5 V, –1.4 ≤ VA ≤ 3.8 V
CA
Transceiver with driver disabled input
capacitance
VA = 0.4 sin (30E6πt) + 0.5 V (2), VB = 1.2 V
5
pF
CB
Transceiver with driver disabled input
capacitance
VB = 0.4 sin (30E6πt) + 0.5 V (2), VA = 1.2 V
5
pF
CAB
Transceiver with driver disabled differential
input capacitance
VAB = 0.4 sin (30E6πt)V (2)
CA/B
Transceiver with driver disabled input
capacitance balance, (CA/CB)
(1)
(2)
6
3
0.99
µA
pF
1.01
All typical values are at 25°C and with a 3.3-V supply voltage.
HP4194A impedance analyzer (or equivalent)
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
7.9 Switching Characteristics – Driver
over recommended operating conditions unless otherwise noted
PARAMETER
MIN TYP (1) MAX
TEST CONDITIONS
UNIT
tpLH
Propagation delay time, low-to-high-level output
2
2.5
3.5
ns
tpHL
Propagation delay time, high-to-low-level output
2
2.5
3.5
ns
tr
Differential output signal rise time
2
2.6
3.2
ns
tf
Differential output signal fall time
2
2.6
3.2
ns
tsk(p)
Pulse skew (|tpHL – tpLH|)
30
150
ps
tsk(pp)
Part-to-part skew
0.9
ns
tjit(per)
Period jitter, rms (1 standard deviation) (3)
2
3
ps
tjit(pp)
Peak-to-peak jitter
(3) (5)
55
150
ps
tPHZ
Disable time, high-level-to-high-impedance output
4
7
ns
tPLZ
Disable time, low-level-to-high-impedance output
4
7
ns
tPZH
Enable time, high-impedance-to-high-level output
4
7
ns
tPZL
Enable time, high-impedance-to-low-level output
4
7
ns
(1)
(2)
(3)
(4)
(5)
(6)
See Figure 17
(2)
50-MHz clock input (4)
15
100 Mbps 2
–1 PRBS input
(6)
See Figure 18
All typical values are at 25°C and with a 3.3-V supply voltage.
Part-to-part skew is defined as the difference in propagation delays between two devices that operate at the same V/T conditions.
Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
tr = tf = 0.5 ns (10% to 90%), measured over 30K samples.
Peak-to-peak jitter includes jitter due to pulse skew (tsk(p)).
tr = tf = 0.5 ns (10% to 90%), measured over 100K samples.
7.10 Switching Characteristics – Receiver
over recommended operating conditions unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN TYP (1) MAX
UNIT
tPLH
Propagation delay time, low-to-high-level output
2
3.6
6
ns
tPHL
Propagation delay time, high-to-low-level output
2
3.6
6
ns
tr
Output signal rise time
1
2.3
ns
tf
Output signal fall time
tsk(p)
Pulse skew (|tpHL – tpLH|)
tsk(pp)
Part-to-part skew (2)
tjit(per)
Period jitter, rms (1 standard deviation)
2.3
ns
Type 1
CL = 15 pF, See Figure 22
100
300
ps
Type 2
300
500
ps
1
ns
(3)
(4)
7
ps
700
ps
225
800
ps
Peak-to-peak jitter (3)
tPHZ
Disable time, high-level-to-high-impedance output
6
10
ns
tPLZ
Disable time, low-level-to-high-impedance output
6
10
ns
tPZH
Enable time, high-impedance-to-high-level output
10
15
ns
tPZL
Enable time, high-impedance-to-low-level output
10
15
ns
(5)
(6)
Type 2
100 Mbps 215 –1 PRBS input (6)
4
200
tjit(pp)
(1)
(2)
(3)
(4)
(5)
50-MHz clock input
Type 1
1
See Figure 23
All typical values are at 25°C and with a 3.3-V supply voltage.
Part-to-part skew is defined as the difference in propagation delays between two devices that operate at the same V/T conditions.
Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
VID = 200 mVpp (MLVD200A, 202A), VID = 400 mVpp (MLVD204A, 205A), Vcm = 1 V, tr = tf = 0.5 ns (10% to 90%), measured over 30K
samples.
Peak-to-peak jitter includes jitter due to pulse skew (tsk(p))
VID = 200 mVpp (MLVD200A, 202A), VID = 400 mVpp (MLVD204A, 205A), Vcm = 1 V, tr = tf = 0.5 ns (10% to 90%), measured over 100K
samples.
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
7
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
7.11 Typical Characteristics
30
20
ICC − Supply Current − mA
ICC − Supply Current − mA
VCC = 3.3 V
f = 50 MHz
VID = 200 mV
VIC = 1 V
25
TX
15
10
RX
VCC = 3.3 V
VID = 200 mV
VIC = 1 V
TA = 25°C
5
20
TX
15
10
RX
5
0
0
10
20
30
40
50
−40
f − Frequency − MHz
Figure 1. Supply Current vs Frequency
0
TA = 25°C
60
VCC = 3.6 V
50
VCC = 3.3 V
40
VCC = 3.0 V
IOH − Receiver High Level Output Current − mA
IOL − Receiver Low Level Output Current − mA
TA = 25°C
30
20
10
0
1
3
2
−20
−30
VCC = 3.0 V
−40
−50
VCC = 3.3 V
−60
−70
VCC = 3.6 V
−80
−90
4
0
1
2
4
3
VOH − High Level Output Voltage − V
Figure 3. Receiver Low-Level Output Current
vs Low-Level Output Voltage
Figure 4. Receiver High-Level Output Current
vs High-Level Output Voltage
4
VCC = 3.3 V
f = 1 MHz
RL = 50 Ω
3.80
Receiver Propagation Delay − ns
Driver Propagation Delay − ns
−10
VOL − Low Level Output Voltage − V
2.8
2.6
t pHL
2.4
t pLH
2.2
2
VCC = 3.3 V
VID = 200 mV
VIC = 1 V
f = 1 MHz
CL = 15 pF
t pHL
3.60
t pLH
3.40
3.20
3
−40
−15
10
35
60
85
TA − Free-Air Temperature − °C
Figure 5. Driver Propagation Delay vs Free-Air Temperature
8
85
Figure 2. Supply Current vs Free-Air Temperature
70
0
−15
10
35
60
TA − Free-Air Temperature − °C
Submit Documentation Feedback
−40
−15
10
35
60
85
TA − Free-Air Temperature − °C
Figure 6. Receiver Propagation Delay
vs Free-Air Temperature
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
Typical Characteristics (continued)
60
24
VCC = 3.3 V
TA = 25°C
Input = Clock
Added Driver Peak-To-Peak Jitter − ps
Added Driver Cycle-To-Cycle Jitter − ps
30
18
12
6
0
10
20
30
40
VCC = 3.3 V
TA = 25°C
215-1 PRBS NRZ
52
44
36
28
20
50
20
Clock Frequency − MHz
Figure 7. Added Driver Cycle-to-Cycle Jitter
vs Clock Frequency
40
Added Receiver Cycle-To-Cycle Jitter − ps
Added Driver Peak-To-Peak Jitter − ps
VCC = 3.3 V
VIC = 1 V
f = 100 Mbps
215-1 PRBS NRZ
64
56
48
40
−15
10
35
60
TA − Free-Air Temperature − °C
Type-1
VID = 200 mV
28
22
Type-2
VID = 400 mV
16
10
20
30
40
Clock Frequency − MHz
50
Figure 10. Added Receiver Cycle-to-Cycle Jitter
vs Clock Frequency
300
VCC = 3.3 V
TA = 25 C
VIC = 1 V
215-1 PRBS NRZ
Type-2
VID = 400 mV
Added Receiver Peak-To-Peak Jitter − ps
Added Receiver Peak-To-Peak Jitter − ps
34
85
Figure 9. Added Driver Peak-to-Peak Jitter
vs Free-Air Temperature
240
VCC = 3.3 V
TA = 25°C
VIC = 1 V
10
−40
300
100
Figure 8. Added Driver Peak-to-Peak Jitter vs Signaling Rate
80
72
40
60
80
Signaling Rate − Mbps
180
Type-1
VID = 200 mV
120
60
0
VCC = 3.3 V
VIC = 1 V
215-1 PRBS NRZ
Type-2
VID = 400 mV
240
180
Type-1
VID = 200 mV
120
60
0
20
40
60
80
Signaling Rate − Mbps
100
Figure 11. Added Receiver Peak-to-Peak Jitter
vs Signaling Rate
Copyright © 2003–2015, Texas Instruments Incorporated
−40
−15
10
35
60
TA − Free-Air Temperature − °C
85
Figure 12. Added Receiver Peak-to-Peak Jitter
vs Free-Air Temperature
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
9
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
8 Parameter Measurement Information
VCC
IA or IY
A/Y
II
D
IB or IZ
VAB or VYZ
VA or VY
B/Z
VI
VOS
VB or VZ
VA + VB
2
or
VY + VZ
2
Figure 13. Driver Voltage and Current Definitions
3.32 kΩ
A/Y
VAB or VYZ
D
B/Z
A.
+
_
49.9 Ω
-1 V ≤ Vtest ≤ 3.4 V
3.32 kΩ
All resistors are 1% tolerance.
Figure 14. Differential Output Voltage Test Circuit
R1
24.9 Ω
A/Y
C1
1 pF
D
≈ 1.3 V
B/Z
≈ 0.7 V
VOS(PP)
B/Z
C2
1 pF
A/Y
R2
24.9 Ω
VOS
C3
2.5 pF
nVOS(SS)
VOS(SS)
the following characteristics:
tr or tf≤ 1
A.
All input pulses are supplied by a generator having
pulse frequency = 1 MHz, duty cycle = 50 ± 5%.
B.
C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
C.
R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
D.
The measurement of VOS(PP) is made on test equipment with a –3 dB bandwidth of at least 1 GHz.
ns,
Figure 15. Test Circuit and Definitions for the Driver Common-Mode Output Voltage
A/Y
IOS
0 V or VCC
+
B/Z
VTest
-1 V or 3.4 V
-
Figure 16. Driver Short-Circuit Test Circuit
10
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
Parameter Measurement Information (continued)
A/Y
D
C1
1 pF
C3
0.5 pF
R1
Output
50 Ω
B/Z
C2
1 pF
VCC
VCC/2
Input
0V
tpLH
tpHL
VSS
0.9VSS
VP(H)
Output
0V
VP(L)
0.1V
SS
0 V SS
tf
tr
A.
All input pulses are supplied by a generator having the following characteristics: tr or tf≤ 1 ns, frequency = 1 MHz,
duty cycle = 50 ± 5%.
B.
C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
C.
R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
D.
The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.
Figure 17. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal
R1
24.9 Ω
A/Y
0 V or VCC
C1
1 pF
D
B/Z
DE
C4
Output
0.5 pF
C2
1 pF
R2
24.9 Ω
VCC
VCC/2
0V
DE
tpZH
tpHZ
∼ 0.6 V
0.1 V
0V
Output With
D at VCC
Output With
D at 0 V
C3
2.5 pF
tpZL
tpLZ
0V
-0.1 V
∼ -0.6 V
A.
All input pulses are supplied by a generator having the following characteristics: tr or tf≤ 1 ns, frequency = 1 MHz,
duty cycle = 50 ± 5%.
B.
C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
C.
R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
D.
The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.
Figure 18. Driver Enable and Disable Time Circuit and Definitions
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
11
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
Parameter Measurement Information (continued)
A/Y
0 V or VCC
B/Z
VA, VB, VY or VZ
1.62 kΩ , ±1%
Figure 19. Maximum Steady State Output Voltage
VCC
CLOCK
INPUT
VCC/2
0V
1/f0
Period Jitter
IDEAL
OUTPUT 0 V
VCC
PRBS INPUT
VA -VB or VY -VZ
0V
ACTUAL
OUTPUT 0 V
VA -VB or VY -VZ
VCC/2
1/f0
Peak to Peak Jitter
VA -VB or VY -VZ
OUTPUT 0 V Diff
tc(n)
tjit(per) = tc(n) -1/f0
VA -VB or VY -VZ
tjit(pp)
A.
All input pulses are supplied by an Agilent 81250 Stimulus System.
B.
The measurement is made on a TEK TDS6604 running TDSJIT3 application software
C.
Period jitter is measured using a 50 MHz 50 ±1% duty cycle clock input.
D.
Peak-to-peak jitter is measured using a 100 Mbps 215 –1 PRBS input.
Figure 20. Driver Jitter Measurement Waveforms
IA
A
VID
VCM
(VA + VB)/2
VA
IB
R
IO
B
VO
VB
Figure 21. Receiver Voltage and Current Definitions
12
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
Table 1. Type-1 Receiver Input Threshold Test Voltages
APPLIED VOLTAGES
(1)
RESULTING DIFFERENTIAL
INPUT VOLTAGE
RESULTING COMMONMODE INPUT VOLTAGE
VID
VIC
RECEIVER
(1)
OUTPUT
VIA
VIB
2.400
0.000
2.400
1.200
0.000
2.400
–2.400
1.200
L
3.425
3.335
0.050
3.4
H
H
3.375
3.425
–0.050
3.4
L
–0.975
–1.025
0.050
–1
H
–1.025
–0.975
–0.050
–1
L
H= high level, L = low level, output state assumes receiver is enabled (RE = L)
Table 2. Type-2 Receiver Input Threshold Test Voltages
APPLIED VOLTAGES
(1)
RESULTING DIFFERENTIAL
INPUT VOLTAGE
RESULTING COMMONMODE INPUT VOLTAGE
VID
VIC
RECEIVER
OUTPUT (1)
VIA
VIB
2.400
0.000
2.400
1.200
0.000
2.400
–2.400
1.200
L
3.475
3.325
0.150
3.4
H
H
3.425
3.375
0.050
3.4
L
–0.925
–1.075
0.150
–1
H
–0.975
–1.025
0.050
–1
L
H= high level, L = low level, output state assumes receiver is enabled (RE = L)
VID
VA
CL
VO
15 pF
VB
VA
1.2 V
VB
1.0 V
VID
0.2 V
0V
-0.2 V
tpHL
VO
tpLH
VOH
90%
VCC/2
10%
tf
VOL
tr
A.
All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, frequency = 1 MHz,
duty cycle = 50 ± 5%. CL is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture
capacitance within 2 cm of the D.U.T.
B.
The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.
Figure 22. Receiver Timing Test Circuit and Waveforms
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
13
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
1.2 V
www.ti.com
B
RL
499 Ω
R
A
Inputs
CL
RE
VO
+
_
VTEST
15 pF
VCC
VTEST
1V
A
VCC
RE
VCC/2
0V
tpZL
Output
tpLZ
VCC
VCC/2
VOL +0.5 V
VOL
R
VTEST
0V
1.4 V
A
VCC
RE
VCC/2
0V
tpZH
VO
tpHZ
VOH
VOH -0.5 V
VCC/2
0V
A.
All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, frequency = 1 MHz,
duty cycle = 50 ± 5%.
B.
RL is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
C.
CL is the instrumentation and fixture capacitance within 2 cm of the DUT and ±20%.
Figure 23. Receiver Enable and Disable Time Test Circuit and Waveforms
14
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
CLOCK INPUT
VA -VB
1/f0
INPUTS
VA -VB
0.2 V - Type 1
0.4 V - Type 2
VIC
1V
Period Jitter
IDEAL
OUTPUT
VOH
VA
VCC/2
VOL
PRBS INPUT
1/f0
VB
VOH
ACTUAL
OUTPUT VCC/2
VOL
Peak to Peak Jitter
VOH
tc(n)
tjit(per) = tc(n) -1/f0
OUTPUT V
CC/2
VOL
tjit(pp)
A.
All input pulses are supplied by an Agilent 8304A Stimulus System.
B.
The measurement is made on a TEK TDS6604 running TDSJIT3 application software
C.
Period jitter is measured using a 50 MHz 50 ±1% duty cycle clock input.
D.
Peak-to-peak jitter is measured using a 100 Mbps 215 –1 PRBS input.
Figure 24. Receiver Jitter Measurement Waveforms
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
15
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
9 Detailed Description
9.1 Overview
The SN65MLVD20xA family of devices are multipoint-low-voltage differential (M-LVDS) line drivers and receivers
that are optimized to operate at signaling rates up to 100 Mbps. All parts comply with the multipoint low-voltage
differential signaling (M-LVDS) standard TIA/EIA-899. These circuits are similar to their TIA/EIA-644 standard
compliant LVDS counterparts with added features to address multipoint applications. The driver output has been
designed to support multipoint buses presenting loads as low as 30 Ω and incorporates controlled transition
times to allow for stubs off of the backbone transmission line.
These devices have Type-1 and Type-2 receivers that detect the bus state with as little as 50 mV (for Type-1) or
150 mV (for Type-2) of differential input voltage over a common-mode voltage range of –1 V to 3.4 V. The Type1 receivers exhibit 25 mV of differential input voltage hysteresis to prevent output oscillations with slowly
changing signals or loss of input. Type-2 receivers include an offset threshold to provide a known output state
under open-circuit and bus-idle fault conditions.
9.2 Functional Block Diagram
SN65MLVD202A, SN65MLVD205A
SN65MLVD200A, SN65MLVD204A
DE
D
RE
3
D
4
DE
2
1
R
RE
6
7
A
5
10
4
Y
Z
3
2
R
9
12
11
B
A
B
Figure 25. Logic Diagrams (Positive Logic)
9.3 Feature Description
9.3.1 Power-On Reset
This family of devices operates and meets all the specified performance requirements for supply voltages in the
range of 3 V to 3.6 V. When the supply voltage drops below 1.5 V (or is turning on and has not yet reached 1.5
V), power-on reset circuitry sets the driver output to a high-impedance state.
9.3.2 ESD Protection
The bus terminals of the SN65MLVD20xA devices possess on-chip ESD protection against ±8-kV human body
model (HBM) and ±8 kV.
16
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
9.4 Device Functional Modes
9.4.1 Device Function Tables
Table 3. Type-1 Receiver (SN65MLVD200A) (1)
INPUTS
(1)
OUTPUT
VID = VA - VB
RE
R
VID ≥ 50 mV
L
H
–50 mV < VID < 50 mV
L
?
VID ≤ –50 mV
L
L
X
H
Z
X
Open
Z
H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate
Table 4. Type-2 Receiver (SN65MLVD204A) (1)
INPUTS
(1)
OUTPUT
VID = VA - VB
RE
R
VID ≥ 150 mV
L
H
50 mV < VID < 150 mV
L
?
VID ≤ 50 mV
L
L
X
H
Z
X
Open
Z
H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate
Table 5. Driver (1)
(1)
INPUTS
ENABLE
D
DE
A
OUTPUTS
B
L
H
L
H
H
H
H
L
Open
H
L
H
X
Open
Z
Z
X
L
Z
Z
H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
17
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
9.4.2 Equivalent Input and Output Schematic Diagrams
DRIVER OUTPUT
DRIVER INPUT AND DRIVER ENABLE
RECEIVER ENABLE
VCC
VCC
VCC
360 kΩ
400 Ω
400 Ω
D or DE
A/Y or B/Z
7V
RE
7V
360 kΩ
RECEIVER INPUT
RECEIVER OUTPUT
VCC
VCC
100 kΩ
100 kΩ
250 kΩ
10 Ω
250 kΩ
A
R
B
10 Ω
200 kΩ
18
Submit Documentation Feedback
200 kΩ
7V
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The SN65MLVD20xA family of devices are multipoint line drivers and receivers. The functionality of these
devices is simple, yet extremely flexible, thus leading to their use in designs ranging from wireless base stations
to desktop computers.
10.2 Typical Application
Figure 26 shows a multipoint configuration. In a multipoint configuration, many transmitters and many receivers
can be interconnected on one transmission line. The key difference compared to multidrop is the presence of two
or more drivers. Such a situation creates contention issues that must not be addressed with point-to-point or
multidrop systems. Multipoint operation allows for bidirectional, half-duplex communication over one balanced
media pair. To support the location of the various drivers throughout the transmission line, double termination of
the transmission line is now necessary.
The major challenge that system designers encounter are the impedance discontinuities that device loading and
device connections (stubs) introduce on the common bus. Matching the impedance of the loaded bus and using
signal drivers with controlled signal edges are the keys to error-free signal transmissions in multipoint topologies.
~100 Ω
~
~100 Ω
~
R
R
D
D
R
R
D
D
Figure 26. Multipoint Configuration
10.2.1 Design Requirements
For this design example, use the parameters listed in Table 6.
Table 6. Design Parameters
PARAMETERS
Driver supply voltage
VALUES
3 V to 3.6 V
Driver input voltage
0.8 V to 3.3 V
Driver signaling rate
DC to 100 Mbps
Interconnect characteristic impedance
(differential)
100 Ω
Termination resistance
100 Ω
Number of receiver nodes
2 to 32
Receiver supply voltage
3 V to 3.6 V
Receiver input voltage
0 to (VCC – 0.8) V
Receiver signaling rate
DC to 100 Mbps
Ground shift between driver and
receiver
Copyright © 2003–2015, Texas Instruments Incorporated
±1 V
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
19
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
10.2.2 Detailed Design Procedure
10.2.2.1 Supply Voltage
The SN65MLVD20xA devices are operated from one supply. The SN65MLVD20xA devices can support
operation with a supply as low as 3 V and as high as 3.6 V.
10.2.2.2 Supply Bypass Capacitance
Bypass capacitors play a key role in power distribution circuitry. At low frequencies, power supply offers very lowimpedance paths between its terminals. However, as higher frequency currents propagate through power traces,
the source is often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to
address this shortcoming. Usually, large bypass capacitors (10 μF to 1000 μF) at the board level do a good job
up into the kHz range. Due to their size and length of their leads, large capacitors tend to have large inductance
values at the switching frequencies. To solve this problem, smaller capacitors (in the nF to μF range) must be
installed locally next to the integrated circuit.
Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass
capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes,
a typical capacitor with leads has a lead inductance around 5 nH.
The value of the bypass capacitors used locally with M-LVDS chips can be determined by Equation 1 and
Equation 2, according to High Speed Digital Design – A Handbook of Black Magic by Howard Johnson and
Martin Graham (1993). A conservative rise time of 4 ns and a worst-case change in supply current of 100 mA
covers the whole range of M-LVDS devices offered by Texas Instruments. In this example, the maximum power
supply noise tolerated is 100 mV; however, this figure varies depending on the noise budget available for the
design.
æ DIMaximum Step Change Supply Current ö
Cchip = ç
÷ ´ TRise Time
ç DVMaximum Power Supply Noise
÷
è
ø
(1)
æ 100 mA ö
CMLVDS = ç
÷ ´ 4ns = 0.004 mF
è 100 mV ø
(2)
Figure 27 shows a configuration that lowers lead inductance and covers intermediate frequencies between the
board-level capacitor (>10 µF) and the value of capacitance found above (0.004 µF). Place the smallest value of
capacitance as close as possible to the chip.
3.3 V
0.1 µF
0.004 µF
Figure 27. Recommended M-LVDS Bypass Capacitor Layout
10.2.2.3 Driver Input Voltage
The input stage accepts LVTTL signals. The driver will operate with a decision threshold of approximately 1.4 V.
10.2.2.4 Driver Output Voltage
The driver outputs a steady state common mode voltage of 1 V with a differential signal of 540 V under nominal
conditions.
20
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
10.2.2.5 Termination Resistors
An M-LVDS communication channel employs a current source driving a transmission line that is terminated with
two resistive loads. These loads serve to convert the transmitted current into a voltage at the receiver input. To
ensure good signal integrity, the termination resistors must be matched to the characteristic impedance of the
transmission line. The designer must ensure that the termination resistors are within 10% of the nominal media
characteristic impedance. If the transmission line is targeted for 100-Ω impedance, the termination resistors must
be between 90 Ω and 110 Ω. The line termination resistors are typically placed at the ends of the transmission
line.
10.2.2.6 Receiver Input Signal
The M-LVDS receivers herein comply with the M-LVDS standard and correctly determine the bus state. These
devices have Type-1 and Type-2 receivers that detect the bus state with as little as 50 mV of differential voltage
over the common mode range of –1 V to 3.4 V.
10.2.2.7 Receiver Input Threshold (Failsafe)
The M-LVDS standard defines a Type-1 and a Type-2 receiver. Type-1 receivers have differential input voltage
thresholds near zero volts. Type-2 receivers have differential input voltage thresholds offset from 0 V to detect
the absence of a voltage difference. The impact to receiver output by the offset input can be seen in Table 7 and
Figure 28.
Table 7. Receiver Input Voltage Threshold Requirements
RECEIVER TYPE
OUTPUT LOW
OUTPUT HIGH
Type 1
–2.4 V ≤ VID ≤ –0.05 V
0.05 V ≤ VID ≤ 2.4 V
Type 2
–2.4 V ≤ VID ≤ 0.05 V
0.15 V ≤ VID ≤ 2.4 V
200
Type 1
Type 2
High
Differential Input Voltage (mV)
150
High
100
50
0
Low
-50
Low
-100
Transition Regions
Figure 28. Expanded Graph of Receiver Differential Input Voltage Showing Transition Region
10.2.2.8 Receiver Output Signal
Receiver outputs comply with LVTTL output voltage standards when the supply voltage is within the range of 3 V
to 3.6 V.
10.2.2.9 Interconnecting Media
The physical communication channel between the driver and the receiver may be any balanced, paired metal
conductors that meet the requirements of the M-LVDS standard—the key points are included in the following.
The interconnecting media may be a twisted pair, twinax, flat ribbon cable, or PCB traces.
The nominal characteristic impedance of the interconnect must be between 100 Ω and 120 Ω with variation no
more than 10% (90 Ω to 132 Ω).
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
21
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
10.2.2.10 PCB Transmission Lines
The LVDS Owner's Manual Design Guide, 4th Edition (SNLA187), Figure 29 depicts several transmission line
structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return
path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer that is
separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the
inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions
of the structure along with the dielectric material properties determine the characteristic impedance of the
transmission line, which is also called controlled-impedance transmission line.
When two signal lines are placed close together, they form a pair of coupled transmission lines. Figure 29 shows
examples of edge-coupled microstrips and edge-coupled or broad-side-coupled striplines. When excited by
differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance
of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential
impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the
spacing between the two traces determines the mutual coupling and impacts the differential impedance. When
the two lines are immediately adjacent (for example, if S is less than 2 × W) the differential pair is called a tightlycoupled differential pair. To maintain constant differential impedance along the length, it is important to keep the
trace width and spacing uniform along the length and to maintain good symmetry between the two lines.
Single-Ended Microstrip
Single-Ended Stripline
W
W
T
H
T
H
H
§ 5.98 H ·
ln ¨
¸
1.41 © 0.8 W T ¹
87
Z0
Hr
Z0
Edge-Coupled
§ 1.9 > 2 H T @ ·
ln ¨
¸
¨
Hr © >0.8 W T @ ¸¹
60
Edge-Coupled
S
S
H
H
Differential Microstrip
Zdiff
Differential Stripline
§
2 u Z0 u ¨ 1 0.48 u e
¨
©
0.96 u
s
H
·
¸
¸
¹
Zdiff
Co-Planar Coupled Microstrips
W
G
2.9 u
s
H
·
¸
¸
¹
Broad-Side Coupled Striplines
W
W
S
§
2 u Z0 u ¨ 1 0.347 u e
¨
©
G
S
H
H
Figure 29. Controlled-Impedance Transmission Lines
22
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
Vertical Scale = 127.2 mV/div
Vertical Scale = 400 mV/div
10.2.3 Application Curves
Horizontal Scale = 2 ns/div
Horizontal Scale = 2 ns/div
100 Mbps
215 –1 PRBS
RL = 50 Ω
Figure 30. SN65MLVD200A Driver Output Eye Pattern
100 Mbps
215 –1 PRBS
CL = 15 pF
Figure 31. SN65MLVD200A Receiver Output Eye Pattern
11 Power Supply Recommendations
The M-LVDS drivers and receivers in this data sheet are designed to operate from one power supply. Both
drivers and receivers operate with supply voltages in the range of 3 V to 3.6 V. In a typical application, a driver
and a receiver may be on separate boards or even separate equipment. In these cases, separate supplies must
be used at each location. The expected ground potential difference between the driver power supply and the
receiver power supply would be less than ±1 V. Board level and local device level bypass capacitance must be
used and are covered supply bypass capacitance.
12 Layout
12.1 Layout Guidelines
12.1.1 Microstrip Versus Stripline Topologies
According to the LVDS Application and Data Handbook (SLLD009), printed-circuit boards usually offer designers
two transmission line options: microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as
shown in Figure 32.
Figure 32. Microstrip Topology
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
23
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
Layout Guidelines (continued)
Striplines are traces between two ground planes (see Figure 33). Striplines are less prone to emissions and
susceptibility problems because the reference planes effectively shield the embedded traces. However, from the
standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends
routing M-LVDS signals on microstrip transmission lines if possible. The PCB traces allow designers to specify
the necessary tolerances for ZO based on the overall noise budget and reflection allowances. Footnotes 1 (1), 2 (2),
and 3 (3) provide the documentation for formulas for ZO and tPD for differential and single-ended traces. (1) (2) (3)
Figure 33. Stripline Topology
12.1.2 Dielectric Type and Board Construction
The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually
provides adequate performance for use with M-LVDS signals. If rise or fall times of TTL/CMOS signals are less
than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers™ 4350
or Nelco N4000-13 is better suited. When the designer chooses the dielectric, there are several parameters
pertaining to the board construction that can affect performance. The following set of guidelines were developed
experimentally through several designs involving M-LVDS devices:
• Copper weight: 15 g or ½ oz start, plated to 30 g or 1 oz
• All exposed circuitry must be solder-plated (60/40) to 7.62 μm or 0.0003 in (minimum)
• Copper plating must be 25.4 μm or 0.001 in (minimum) in plated-through-holes
• Solder mask over bare copper with solder hot-air leveling
12.1.3 Recommended Stack Layout
Following the choice of dielectrics and design specifications, the designer must decide how many levels to use in
the stack. To reduce the TTL/CMOS to M-LVDS crosstalk, it is a good practice to have at least two separate
signal planes as shown in Figure 34.
Layer 1: Routed Plane (MLVDS Signals)
Layer 2: Ground Plane
Layer 3: Power Plane
Layer 4: Routed Plane (TTL/CMOS Signals)
Figure 34. Four-Layer PCB Board
NOTE
The separation between layers 2 and 3 must be 127 μm (0.005 in). By keeping the power
and ground planes tightly coupled, the increased capacitance acts as a bypass for
transients.
(1)
(2)
(3)
24
Howard Johnson and Martin Graham.1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number
013395724.
Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.
Clyde F. Coombs. 1995. Printed Circuits Handbook. McGraw Hill. ISBN number 0070127549.
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
Layout Guidelines (continued)
One of the most common stack configurations is the six-layer board, as shown in Figure 35.
Layer 1: Routed Plane (MLVDS Signals)
Layer 2: Ground Plane
Layer 3: Power Plane
Layer 4: Ground Plane
Layer 5: Ground Plane
Layer 4: Routed Plane (TTL Signals)
Figure 35. Six-Layer PCB Board
In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one
ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer
board is preferable because it offers the layout designer more flexibility in varying the distance between signal
layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.
12.1.4 Separation Between Traces
The separation between traces depends on several factors; however, the amount of coupling that can be
tolerated usually dictates the actual separation. Low-noise coupling requires close coupling between the
differential pair of an M-LVDS link to benefit from the electromagnetic field cancellation. The traces must be
100-Ω differential and coupled in the manner that best fits this requirement. In addition, differential pairs must
have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal
reflection.
In the case of two adjacent single-ended traces, one must use the 3-W rule, which stipulates that the distance
between two traces must be greater than two times the width of one trace, or three times its width measured
from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The
same rule must be applied to the separation between adjacent M-LVDS differential pairs, whether the traces are
edge-coupled or broad-side-coupled.
W
Differential Traces
MLVDS
Pair
S=
Minimum spacing as
defined by PCB vendor
W
t2W
Single-Ended Traces
TTL/CMOS
Trace
W
Figure 36. 3-W Rule for Single-Ended and Differential Traces (Top View)
Exercise caution when using autorouters because they do not always account for all factors affecting crosstalk
and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path.
Using successive 45° turns tends to minimize reflections.
12.1.5 Crosstalk and Ground Bounce Minimization
To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible
to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the
path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing
crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as
possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic
field strength. Discontinuities in the ground plane increase the return path inductance and must be avoided.
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
25
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
Layout Guidelines (continued)
12.1.6 Decoupling
Each power or ground lead of a high-speed device must be connected to the PCB through a low inductance
path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. Ideally,
via placement is immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer
to the top of the board reduces the effective via length and its associated inductance.
VCC
Via
GND
Via
4 mil
6 mil
TOP signal layer + GND fill
VDD 1 plane
Buried capacitor
GND plane
Signal layer
>
Board thickness
approximately 100 mil
2 mil
GND plane
Signal layers
VCC plane
4 mil
6 mil
Signal layer
GND plane
Buried capacitor
VDD 2 plane
BOTTOM signal layer + GND fill
>
Typical 12-Layer PCB
Figure 37. Low Inductance, High-Capacitance Power Connection
Bypass capacitors must be placed close to VDD pins and can be placed conveniently near the corners or
underneath the package to minimize the loop area. This extends the useful frequency range of the added
capacitance. Small physical-size capacitors (such as 0402, 0201, or X7R surface-mount capacitors) must be
used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground
plane through vias tangent to the pads of the capacitor as shown in Figure 38(a).
An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above about
30 MHz, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few
hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μF, and 0.1 μF are commonly used in
parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a
separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB.
Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center
pad must be connected to a ground plane through an array of vias. The via array reduces the effective
inductance to ground and enhances the thermal performance of the small surface mount technology (SMT)
package. Placing vias around the perimeter of the pad connection ensures proper heat spreading and the lowest
possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND
planes (as shown in Figure 29) creates multiple paths for heat transfer.
Thermal PCB issues are often the result of one device adding heat to another, resulting in a very high local
temperature. Multiple paths for heat transfer minimize this possibility. In many cases, the GND pad that is so
important for heat dissipation makes the optimal decoupling layout impossible to achieve, due to insufficient padto-pad spacing as shown in Figure 39(b). When this occurs, placing the decoupling capacitor on the backside of
the board keeps the extra inductance to a minimum.
26
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
Layout Guidelines (continued)
It is important to place the VDD via as close to the device pin as possible while still allowing for sufficient solder
mask coverage. If the via is left open, solder may flow from the pad into the via barrel, which results in a poor
solder connection
0402
Figure 38. Typical Decoupling Capacitor Layout (a)
VDD
IN±
IN+
0402
Figure 39. Typical Decoupling Capacitor Layout (b)
12.2 Layout Example
At least two or three times the width of an individual trace must separate single-ended traces and differential
pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength
of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long
parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as
shown in Figure 40.
Layer 1
Layer 6
Figure 40. Staggered Trace Layout
This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between
traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path,
TI recommends having an adjacent ground via for every signal via, as shown in Figure 41.
NOTE
Vias create additional capacitance. For example, a typical via has a lumped capacitance
effect of ½ pF to 1 pF in FR4.
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
27
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
www.ti.com
Layout Example (continued)
Signal Via
Signal Trace
Uninterrupted Ground Plane
Signal Trace
Uninterrupted Ground Plane
Ground Via
Figure 41. Ground Via Location (Side View)
Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground
bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create
discontinuities that increase returning current loop areas.
To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and
so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the
same area, as opposed to mixing them together, helps reduce susceptibility issues.
13 Device and Documentation Support
13.1 Documentation Support
13.1.1 Related Documentation
For related documentation, see the following:
• Introduction to M-LVDS (TIA/EIA-899) (SLLA108)
• LVDS Application and Data Handbook (SLLD009)
• LVDS Owner's Manual Design Guide, 4th Edition (SNLA187)
• Semiconductor and IC Package Thermal Metrics (SPRA953)
• Howard Johnson and Martin Graham.1993. High Speed Digital Design – A Handbook of Black Magic.
Prentice Hall PRT. ISBN number 013395724.
• Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN
number 0780311310.
• Clyde F. Coombs. 1995. Printed Circuits Handbook. McGraw Hill. ISBN number 0070127549.
13.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 8. Related Links
28
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
SN65MLVD200A
Click here
Click here
Click here
Click here
Click here
SN65MLVD202A
Click here
Click here
Click here
Click here
Click here
SN65MLVD204A
Click here
Click here
Click here
Click here
Click here
SN65MLVD205A
Click here
Click here
Click here
Click here
Click here
Submit Documentation Feedback
Copyright © 2003–2015, Texas Instruments Incorporated
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
SN65MLVD200A, SN65MLVD202A
SN65MLVD204A, SN65MLVD205A
www.ti.com
SLLS573D – DECEMBER 2003 – REVISED DECEMBER 2015
13.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.4 Trademarks
E2E is a trademark of Texas Instruments.
Rogers is a trademark of Rogers Corporation.
All other trademarks are the property of their respective owners.
13.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2003–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: SN65MLVD200A SN65MLVD202A SN65MLVD204A SN65MLVD205A
29
PACKAGE OPTION ADDENDUM
www.ti.com
13-Jul-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
SN65MLVD200AD
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF200A
Samples
SN65MLVD200ADG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF200A
Samples
SN65MLVD200ADR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF200A
Samples
SN65MLVD200ADRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF200A
Samples
SN65MLVD202AD
ACTIVE
SOIC
D
14
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MLVD202A
Samples
SN65MLVD202ADR
ACTIVE
SOIC
D
14
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MLVD202A
Samples
SN65MLVD204AD
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF204A
Samples
SN65MLVD204ADG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF204A
Samples
SN65MLVD204ADR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MF204A
Samples
SN65MLVD205AD
ACTIVE
SOIC
D
14
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MLVD205A
Samples
SN65MLVD205ADG4
ACTIVE
SOIC
D
14
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MLVD205A
Samples
SN65MLVD205ADR
ACTIVE
SOIC
D
14
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
MLVD205A
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
