0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SN74HC125NSRG4

SN74HC125NSRG4

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    SOIC14_200MIL

  • 描述:

    IC BUFFER NON-INVERT 6V 14SOP

  • 数据手册
  • 价格&库存
SN74HC125NSRG4 数据手册
SN74HC125, SN54HC125 SN74HC125, SN54HC125 SCLS104F – AUGUST 1984 – REVISED APRIL 2021 SCLS104F – AUGUST 1984 – REVISED APRIL 2021 www.ti.com SNx4HC125 Quadruple Buffers with 3-State Outputs 1 Features 3 Description • • • This device contains four independent buffers with 3-state outputs. Each gate performs the Boolean function Y = A in positive logic. • • Buffered inputs Wide operating voltage range: 2 V to 6 V Wide operating temperature range: –40°C to +85°C Supports fanout up to 10 LSTTL loads Significant power reduction compared to LSTTL logic ICs 2 Applications • Enable digital signals Device Information(1) PART NUMBER SOIC (14) 8.70 mm × 3.90 mm SN74HC125DB SSOP (14) 6.50 mm × 5.30 mm SN74HC125N PDIP (14) 19.30 mm × 6.40 mm SN74HC125NS SO (14) 10.20 mm × 5.30 mm SN74HC125PW TSSOP (14) 5.00 mm × 4.40 mm SN54HC125J CDIP (14) 21.30 mm × 7.60 mm SN54HC125FK LCCC (20) 8.90 mm × 8.90 mm For all available packages, see the orderable addendum at the end of the data sheet. 1 14 VCC 2 13 4OE 3 4 12 11 4A 2A 5 10 3OE 2Y 6 7 9 8 1A 1Y 2OE GND BODY SIZE (NOM) SN74HC125D (1) 1OE PACKAGE 4Y 3A 3Y Functional pinout An©IMPORTANT NOTICEIncorporated at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, Copyright 2021 Texas Instruments Submit Document Feedback intellectual property matters and other important disclaimers. PRODUCTION DATA. Product Folder Links: SN74HC125 SN54HC125 1 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 Table of Contents 1 Features............................................................................1 2 Applications..................................................................... 1 3 Description.......................................................................1 4 Revision History.............................................................. 2 5 Pin Configuration and Functions...................................3 Pin Functions.................................................................... 3 6 Specifications.................................................................. 4 6.1 Absolute Maximum Ratings........................................ 4 6.2 ESD Ratings............................................................... 4 6.3 Recommended Operating Conditions.........................4 6.4 Thermal Information....................................................5 6.5 Electrical Characteristics - 74..................................... 5 6.6 Electrical Characteristics - 54..................................... 6 6.7 Switching Characteristics - 74.....................................6 6.8 Switching Characteristics - 54.....................................7 6.9 Operating Characteristics........................................... 7 6.10 Typical Characteristics.............................................. 7 7 Parameter Measurement Information............................ 9 8 Detailed Description......................................................10 8.1 Overview................................................................... 10 8.2 Functional Block Diagram......................................... 10 8.3 Feature Description...................................................10 8.4 Device Functional Modes..........................................11 9 Application and Implementation.................................. 12 9.1 Application Information............................................. 12 9.2 Typical Application.................................................... 12 10 Power Supply Recommendations..............................14 11 Layout........................................................................... 14 11.1 Layout Guidelines................................................... 14 11.2 Layout Example...................................................... 14 12 Device and Documentation Support..........................15 12.1 Documentation Support.......................................... 15 12.2 Related Links.......................................................... 15 12.3 Support Resources................................................. 15 12.4 Trademarks............................................................. 15 12.5 Electrostatic Discharge Caution..............................15 12.6 Glossary..................................................................15 13 Mechanical, Packaging, and Orderable Information.................................................................... 15 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision E (December 2015) to Revision F (April 2021) Page • Updated the numbering format for tables, figures, and cross-references throughout the document..................1 • Updated to new data sheet standards................................................................................................................ 1 • Increased D (86 to 133.6), DB (96 to 108.0), NS (76 to 122.6), and PW (113 to 151.7); decreased N (80 to 63.0) °C/W.......................................................................................................................................................... 5 2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 5 Pin Configuration and Functions 1A 1OE NC VCC 4OE 1 14 2 13 4OE 3 4 12 11 4A 1Y 4 20 19 18 4A 4Y NC 5 17 NC 2A 5 10 3OE 4Y 2Y 6 7 9 8 1OE 1A 1Y 2OE GND VCC 3 2 1 2OE 6 16 3A NC 7 15 3Y 2A 8 14 9 10 11 12 13 Figure 5-1. D, DB, N, NS, PW, or J Package 14-Pin SOIC, SSOP, PDIP, SO, TSSOP, or CDIP Top View NC 3OE 2Y GND NC 3Y 3A Figure 5-2. FK Package 20-Pin LCCC Top View Pin Functions PIN NAME D, DB, N, NS, PW, or J FK I/O DESCRIPTION 1 OE 1 2 Input Channel 1, Output Enable, Active Low 1A 2 3 Input Channel 1, Input A 1Y 3 4 Output 2 OE 4 6 Input Channel 2, Output Enable, Active Low 2A 5 8 Input Channel 2, Input A 2Y 6 9 Output GND 7 10 — 3Y 8 12 Output 3A 9 13 Input Channel 3, Input A 3 OE 10 14 Input Channel 3, Output Enable, Active Low 4Y 11 16 Output 4A 12 18 Input Channel 1, Output Y Channel 2, Output Y Ground Channel 3, Output Y Channel 4, Output Y Channel 4, Input A 4 OE 13 19 Input VCC 14 20 — Positive Supply 1, 5, 7, 11, 15, 17 — Not internally connected NC Channel 4, Output Enable, Active Low Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 3 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)(1) VCC Supply voltage current(2) MIN MAX –0.5 7 UNIT V IIK Input clamp VI < 0 or VI > VCC ±20 mA IOK Output clamp current(2) VO < 0 or VO > VCC ±20 mA Continuous output current VO = 0 to VCC IO Continuous current through VCC or GND TJ Junction temperature(3) Tstg Storage temperature (1) (2) (3) –65 ±35 mA ±70 mA 150 °C 150 °C Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. Guaranteed by design. 6.2 ESD Ratings VALUE V(ESD) (1) (2) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001(1) ±2000 Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±500 UNIT V JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) VCC Supply voltage VIH High-level input voltage VCC = 2 V VCC = 4.5 V VCC = 6 V MIN NOM MAX 2 5 6 Low-level input voltage V 4.2 0.5 VCC = 4.5 V 1.35 VCC = 6 V V 1.8 VI Input voltage 0 VCC V VO Output voltage 0 VCC V VCC = 2 V tt TA 4 V 1.5 3.15 VCC = 2 V VIL UNIT Input transition time 1000 VCC = 4.5 V 500 VCC = 6 V 400 Operating free-air temperature –55 Submit Document Feedback 125 ns °C Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 6.4 Thermal Information SN74HC125 THERMAL METRIC(1) D (SOIC) DB (SSOP) N (PDIP) NS (SO) PW (TSSOP) 14 PINS 14 PINS 14 PINS 14 PINS 14 PINS UNIT 133.6 108.0 63.0 122.6 151.7 °C/W 89 57.8 50.7 81.8 79.4 °C/W RθJA Junction-to-ambient thermal resistance RθJC(top) Junction-to-case (top) thermal resistance RθJB Junction-to-board thermal resistance 89.5 58.3 42.7 83.8 94.7 °C/W ΨJT Junction-to-top characterization parameter 45.5 18.0 30.3 45.4 25.2 °C/W ΨJB Junction-to-board characterization parameter 89.1 57.6 42.5 83.4 94.1 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A N/A N/A N/A °C/W (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. 6.5 Electrical Characteristics - 74 over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted). Operating free-air temperature (TA) PARAMETER VOH VOL High-level output voltage TEST CONDITIONS VI = VIH or VIL Low-level output VI = VIH voltage or VIL IOH = –20 µA VCC 25°C -40°C to 85°C MIN TYP 2V 1.9 1.998 1.9 4.5 V 4.4 4.499 4.4 6V MAX MIN 5.9 5.999 5.9 IOH = –6 mA 4.5 V 3.98 4.3 3.84 IOH = –7.8 mA 6V 5.48 IOL = 20 µA 5.8 TYP UNIT MAX V 5.34 2V 0.002 0.1 0.1 4.5 V 0.001 0.1 0.1 6V 0.001 0.1 0.1 V IOL = 6 mA 4.5 V 0.17 0.26 0.33 IOL = 7.8 mA 6V 0.15 0.26 0.33 ±0.1 ±1 µA ±0.5 ±5 µA 8 80 µA 10 10 pF II Input leakage current VI = VCC or 0 6V IOZ Three-state leakage current VO = VCC or 0 6V ICC Supply current VI = VCC or 0 Ci Input capacitance IO = 0 ±0.01 6V 2 V to 6 V 3 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 5 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 6.6 Electrical Characteristics - 54 over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted). Operating free-air temperature (TA) PARAMETER TEST CONDITIONS IOH = –20 µA VOH High-level output voltage VI = VIH or IOH = –6 VIL mA IOL = 20 µA Low-level output voltage VI = VIH or VIL 25°C –40°C to 85°C MAX MIN TYP –55°C to 125°C MIN TYP MAX MIN 2V 1.9 1.998 1.9 1.9 4.5 V 4.4 4.499 4.4 4.4 6V 5.9 5.999 5.9 5.9 4.5 V 3.98 4.3 3.84 3.7 6V 5.48 5.8 5.34 5.2 TYP UNIT MAX V IOH = –7.8 mA VOL VCC 2V 0.002 0.1 0.1 0.1 4.5 V 0.001 0.1 0.1 0.1 6V 0.001 0.1 0.1 0.1 IOL = 6 mA 4.5 V 0.17 0.26 0.33 0.4 IOL = 7.8 mA 0.15 0.26 0.33 0.4 ±0.1 ±1 ±1 µA ±0.5 ±5 ±10 µA 8 80 160 µA 10 10 10 pF 6V II Input leakage current VI = VCC or 0 6V IOZ Three-state leakage current VO = VCC or 0 6V ICC Supply current VI = VCC or IO = 0 0 6V Ci Input capacitance ±0.01 2 V to 6V 3 V 6.7 Switching Characteristics - 74 over operating free-air temperature range (unless otherwise noted) PARAMETER FROM TO TEST CONDITIONS Operating free-air temperature (TA) VCC 25°C MIN CL = 50 pF tpd Propagation delay A Y CL = 150 pF CL = 50 pF ten Enable delay OE Y CL = 150 pF tdis 6 Disable delay OE Y CL = 50 pF –40°C to 85°C MIN TYP UNIT TYP MAX MAX 2V 47 120 180 4.5 V 14 24 36 6V 11 20 31 2V 67 150 225 4.5 V 19 30 45 6V 15 25 39 2V 57 120 180 4.5 V 16 24 36 6V 12 20 31 2V 100 135 202 4.5 V 20 27 40 6V 17 23 36 2V 35 120 180 4.5 V 17 24 36 6V 15 20 31 Submit Document Feedback ns ns ns ns ns Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 over operating free-air temperature range (unless otherwise noted) PARAMETER FROM TO TEST CONDITIONS Operating free-air temperature (TA) VCC 25°C MIN tt Transition-time Y CL = 150 pF MIN TYP UNIT TYP MAX 28 60 90 4.5 V 8 12 18 6V 6 10 15 2V 45 210 315 4.5 V 17 42 63 6V 13 36 53 2V CL = 50 pF –40°C to 85°C MAX ns ns 6.8 Switching Characteristics - 54 over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted). PARAMETER FROM TO CL = 50 pF tpd Propagation delay A Y CL = 150 pF CL = 50 pF ten Enable delay OE Y CL = 150 pF tdis Disable delay OE Y CL = 50 pF CL = 50 pF tt Transition-time Operating free-air temperature (TA) TEST CONDITIONS Y CL = 150 pF VCC 25°C –40°C to 85°C –55°C to 125°C MIN TYP MAX MIN TYP MAX MIN TYP MAX 2V 47 120 180 150 4.5 V 14 24 36 30 6V 11 20 31 26 2V 67 150 225 188 4.5 V 19 30 45 38 6V 15 25 39 33 2V 57 120 180 150 4.5 V 16 24 36 30 6V 12 20 31 26 2V 100 135 202 169 4.5 V 20 27 40 36 6V 17 23 36 30 2V 35 120 180 150 4.5 V 17 24 36 30 6V 15 20 31 26 2V 28 60 90 75 4.5 V 8 12 18 15 6V 6 10 15 13 2V 45 210 315 265 4.5 V 17 42 63 53 6V 13 36 53 45 UNIT ns ns ns ns ns ns ns 6.9 Operating Characteristics over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted). PARAMETER Cpd TEST CONDITIONS Power dissipation capacitance No load per gate VCC 2 V to 6 V MIN TYP 45 MAX UNIT pF 6.10 Typical Characteristics TA = 25°C Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 7 SN74HC125, SN54HC125 www.ti.com 7 0.3 6 0.25 VOL Output Low Voltage (V) VOH Output High Voltage (V) SCLS104F – AUGUST 1984 – REVISED APRIL 2021 5 4 3 2 2-V 4.5-V 6-V 1 0 0.2 0.15 0.1 0.05 0 0 1 2 3 4 IOH Output High Current (mA) 5 6 Figure 6-1. Typical output voltage in the high state (VOH) 8 2-V 4.5-V 6-V 0 1 2 3 4 IOL Output Low Current (mA) 5 6 Figure 6-2. Typical output voltage in the low state (VOL) Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 7 Parameter Measurement Information • • Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tt < 6 ns. The outputs are measured one at a time, with one input transition per measurement. VCC Test Point 90% Input 10% 10% S1 tr(1) RL From Output Under Test CL(1) 90% S2 0V tf(1) VOH 90% Output 10% A. VCC 90% 10% tr(1) CL= 50 pF and includes probe and jig capacitance. A. Figure 7-1. Load Circuit tf(1) VOL tt is the greater of tr and tf. Figure 7-2. Voltage Waveforms Transition Times VCC Output Control 50% 50% 0V tPZL Output Waveform 1 S1 at VLOAD(1) (3) § 9CC 50% 10% VOL tPZH(3) Output Waveform 2 S1 at GND(2) A. tPLZ (4) tPHZ(4) 90% VOH 50% §0V The maximum between tPLH and tPHL is used for tpd. Figure 7-3. Voltage Waveforms Propagation Delays Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 9 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 8 Detailed Description 8.1 Overview This device contains four independent buffers with 3-state outputs. Each gate performs the Boolean function Y = A in positive logic. 8.2 Functional Block Diagram xOE xA xY 8.3 Feature Description 8.3.1 Balanced CMOS 3-State Outputs A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the Absolute Maximum Ratings must be followed at all times. The SN74HC125 can drive a load with a total capacitance less than or equal to the maximum load listed in the Electrical Characteristics - 74 connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the Absolute Maximum Ratings. 3-State outputs can be placed into a high-impedance state. In this state, the output will neither source nor sink current, and leakage current is defined by the IOZ specification in the Electrical Characteristics - 74. A pull-up or pull-down resistor can be used to ensure that the output remains HIGH or LOW, respectively, during the high-impedance state. 8.3.2 Standard CMOS Inputs Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the Electrical Characteristics - 74. The worst case resistance is calculated with the maximum input voltage, given in the Absolute Maximum Ratings, and the maximum input leakage current, given in the Electrical Characteristics - 74, using ohm's law (R = V ÷ I). Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the Recommended Operating Conditions to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input. 10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 8.3.3 Clamp Diode Structure The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1. CAUTION Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. Device VCC +IIK +IOK Logic Input -IIK Output -IOK GND Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output 8.4 Device Functional Modes Table 8-1. Function Table INPUTS OUTPUT OE A Y L H H L L L H X Z Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 11 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 9 Application and Implementation Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality. 9.1 Application Information In this application, a 3-state buffer is used to enable or disable a data connection as shown in Figure 9-1. It is common to see all four channels of a device used together for controlling a 4-bit data bus, however each channel of the device can be used independently. Unused channels should have the inputs terminated at ground or VCC and the output left unconnected. When the output of the device is active, the data signal will be replicated at the output. When the output of the device is disabled, the output will be in a high-impedance state, and the output voltage will be determined by the circuit connected to the output pin. This circuit is most commonly used when a bus must be completely disabled. One example of this situation is when the circuitry connected to the output is to be powered off for an extended period of time to save system power, and the inputs to that circuitry cannot have a voltage present due to protective clamp diodes. 9.2 Typical Application System Controller OE Data A Y Output Figure 9-1. Typical application schematic 9.2.1 Design Requirements 9.2.1.1 Power Considerations Ensure the desired supply voltage is within the range specified in the Recommended Operating Conditions. The supply voltage sets the device's electrical characteristics as described in the Electrical Characteristics - 74. The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HC125 plus the maximum supply current, ICC, listed in the Electrical Characteristics - 74. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or VCC listed in the Absolute Maximum Ratings. Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation. Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices. CAUTION The maximum junction temperature, TJ(max) listed in the Absolute Maximum Ratings, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Absolute Maximum Ratings. These limits are provided to prevent damage to the device. 12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 9.2.1.2 Input Considerations Unused inputs must be terminated to either VCC or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HC125, as specified in the Electrical Characteristics - 74, and the desired input transition rate. A 10-kΩ resistor value is often used due to these factors. The SN74HC125 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the Recommended Operating Conditions. Refer to Section 8.3 for additional information regarding the inputs for this device. 9.2.1.3 Output Considerations The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the VOH specification in the Electrical Characteristics - 74. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the VOL specification in the Electrical Characteristics - 74. Unused outputs can be left floating. Do not connect outputs directly to VCC or ground. Refer to Section 8.3 for additional information regarding the outputs for this device. 9.2.2 Detailed Design Procedure 1. Add a decoupling capacitor from VCC to GND. The capacitor needs to be placed physically close to the device and electrically close to both the VCC and GND pins. An example layout is shown in Section 11. 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC125 to the receiving device. 3. Ensure the resistive load at the output is larger than (VCC / IO(max)) Ω. This will ensure that the maximum output current from the Absolute Maximum Ratings is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above. 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation 9.2.3 Application Curves OE Data Output Figure 9-2. Typical application timing diagram Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 13 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 10 Power Supply Recommendations The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. Each VCC terminal should have a bypass capacitor to prevent power disturbance. A 0.1-μF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Figure 11-1. 11 Layout 11.1 Layout Guidelines When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient. 11.2 Layout Example GND VCC Recommend GND flood fill for improved signal isolation, noise reduction, and thermal dissipation 0.1 F Avoid 90° corners for signal lines Bypass capacitor placed close to the device 1OE 1 14 VCC 1A 2 13 4OE 1Y 3 12 4A 2OE 4 11 4Y 2A 5 10 3OE 2Y 6 9 3A GND 7 8 3Y Unused inputs tied to VCC Unused output left floating Figure 11-1. Example layout for the SN74HC125 14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 SN74HC125, SN54HC125 www.ti.com SCLS104F – AUGUST 1984 – REVISED APRIL 2021 12 Device and Documentation Support 12.1 Documentation Support 12.1.1 Related Documentation For related documentation see the following: • HCMOS Design Considerations • CMOS Power Consumption and CPD Calculation • Designing with Logic 12.2 Related Links The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy. 12.3 Support Resources TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need. Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. 12.4 Trademarks TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners. 12.5 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 12.6 Glossary TI Glossary This glossary lists and explains terms, acronyms, and definitions. 13 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: SN74HC125 SN54HC125 15 PACKAGE OPTION ADDENDUM www.ti.com 14-Oct-2022 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) Samples (4/5) (6) 5962-87721012A ACTIVE LCCC FK 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 596287721012A SNJ54HC 125FK 5962-8772101CA ACTIVE CDIP J 14 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 5962-8772101CA SNJ54HC125J Samples SN54HC125J ACTIVE CDIP J 14 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 SN54HC125J Samples SN74HC125D ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125DBR ACTIVE SSOP DB 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125DE4 ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125DR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125DRG4 ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125DT ACTIVE SOIC D 14 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125N ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 SN74HC125N Samples SN74HC125NE4 ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 SN74HC125N Samples SN74HC125NSR ACTIVE SO NS 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125PWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125PWRG4 ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SN74HC125PWT ACTIVE TSSOP PW 14 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC125 Samples SNJ54HC125FK ACTIVE LCCC FK 20 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 596287721012A SNJ54HC 125FK SNJ54HC125J ACTIVE CDIP J 14 1 Non-RoHS & Green SNPB N / A for Pkg Type -55 to 125 5962-8772101CA SNJ54HC125J Addendum-Page 1 Samples Samples Samples PACKAGE OPTION ADDENDUM www.ti.com 14-Oct-2022 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
SN74HC125NSRG4 价格&库存

很抱歉,暂时无法提供与“SN74HC125NSRG4”相匹配的价格&库存,您可以联系我们找货

免费人工找货