SN74LS273NG4

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 • • • • Contains Eight Flip-Flops With Single-Rail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators SN54273, SN74LS273 . . . J OR W PACKAGE SN74273 . . . N PACKAGE SN74LS273 . . . DW OR N PACKAGE (TOP VIEW) CLR 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND description These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect ar the output. 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK 1D 1Q CLR V CC 8Q SN54LS273 . . . FK PACKAGE (TOP VIEW) 2D 2Q 3Q 3D 4D 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 8D 7D 7Q 6Q 6D 4Q GND CLK 5Q 5D These flip-flops are guaranteed to respond to clock frequencies ranging form 0 to 30 megahertz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 39 milliwatts per flip-flop for the ′273 and 10 milliwatts for the ′LS273. logic symbol† FUNCTION TABLE (each flip-flop) INPUTS 1 CLEAR CLOCK D OUTPUT Q L X X L H ↑ H H H ↑ L L H L X Q0 CLR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1 11 3 4 EN C1 1D 2 5 7 6 8 9 13 12 14 15 17 16 18 19 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q † This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, J, N, and W packages. Copyright  1988, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 schematics of inputs and outputs ′273 EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC 100 Ω NOM Req INPUT OUTPUT Clear: Req = 3 kΩ NOM Clock: Req = 6 kΩ NOM All other inputs: Req = 8 kΩ NOM ′LS273 TYPICAL OF ALL OUTPUTS EQUIVALENT OF EACH INPUT VCC 120 Ω NOM VCC 20 kΩ NOM INPUT OUTPUT logic diagram (positive logic) CLOCK 11 1D 2D 3D 4D 3 4 7 8 1D 1D C1 R CLEAR 1D C1 1D C1 R C1 R R 1 2 1Q 5 2Q 6 3Q 9 4Q Pin numbers shown are for the DW, J, N, and W packages. 2 18 1D C1 R 8D 17 1D C1 R 7D 14 1D C1 R 6D 13 1D C1 R 5D POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 12 5Q 15 6Q 16 7Q 19 8Q SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Operating free-air temperature range, TA: SN54273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C SN74273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C NOTE 1: Voltage values are with respect to network ground terminal. recommended operating conditions SN54273 Supply voltage, VCC MIN NOM 4.5 5 High-level output current, IOH SN74273 MAX MIN NOM 5.5 4.75 5 – 800 Low-level output current, IOL 16 Clock frequency, fclock 0 Width of clock or clear pulse, tw Setup time, time tsu 30 0 16.5 16.5 Data input 20↑ 20↑ Clear inactive state 25↑ 25↑ Data hold time, th 5↑ Operating free-air temperature, TA – 55 MAX 5.25 V – 800 µA 16 mA 30 MHz ns ns 5↑ 125 UNIT ns 0 70 °C ↑ The arrow indicates that the rising edge of the clock pulse is used for reference. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS† PARAMETER VIH VIL High-level input voltage VIK Input clamp voltage VOH High-level output voltage VOL Low-level output voltage II Input current at maximum input voltage MIN TYP‡ 2 High level input current High-level IIL Low level input current Low-level Clear Clock or D Clear Clock or D VCC = MIN, VCC = MIN, VIL = 0.8 V, II = – 12 mA VIH = 2 V, IOH = – 800 µA VCC = MIN, VIL = 0.8 V, VIH = 2 V, IOH = 16 mA VCC = MAX, VI = 5.5 V VCC = MAX MAX, VI = 2 2.4 4V VCC = MAX MAX, VI = 0 0.4 4V 2.4 UNIT V Low-level input voltage IIH MAX 0.8 V –1.5 V 3.4 V 0.4 1 80 40 – 3.2 – 1.6 V mA µA mA IOS Short-circuit output current§ VCC = MAX – 18 – 57 mA ICC Supply current VCC = MAX, See Note 2 62 94 mA † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at VCC = 5 V, TA = 25°C. § Not more than one output should be shorted at a time. NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 switching characteristics, VCC = 5 V, TA = 25°C PARAMETER TEST CONDITIONS fmax tPHL Maximum clock frequency tPLH tPHL Propagation delay time, low-to-high-level output from clock MIN TYP 30 40 CL = 15 pF, RL = 400 Ω Ω, See Note 3 Propagation delay time, high-to-low-level output from clear Propagation delay time, high-to-low-level output from clock MAX UNIT MHz 18 27 ns 17 27 ns 18 27 ns NOTE 3: Load circuits and voltage waveforms are shown in Section 1. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Operating free-air temperature range, TA: SN54LS273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C SN74LS273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C NOTE 1: Voltage values are with respect to network ground terminal. recommended operating conditions SN54LS273 Supply voltage, VCC MIN NOM 4.5 5 High-level output current, IOH MIN NOM 5.5 4.75 5 4 Clock frequency, fclock 0 Width of clock or clear pulse, tw 30 0 20 20 Data input 20↑ 20↑ Clear inactive state 25↑ 25↑ Data hold time, th 5↑ Operating free-air temperature, TA – 55 ↑ The arrow indicates that the rising edge of the clock pulse is used for reference. 4 MAX – 400 Low-level output current, IOL Setup time, time tsu SN74LS273 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MAX 5.25 V – 400 µA 8 mA 30 MHz ns ns 5↑ 125 0 UNIT ns 70 °C SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) VIH VIL High-level input voltage VIK Input clamp voltage VOH High-level output voltage VOL II IIH IIL IOS SN54LS273 TYP‡ MAX TEST CONDITIONS† PARAMETER MIN 2 SN74LS273 TYP‡ MAX MIN 2 Low-level input voltage UNIT V 0.7 0.8 V –1.5 –1.5 V VCC = MIN, VCC = MIN, VIL = VILmax, II = – 18 mA VIH = 2 V, IOH = – 400 µA Low level output voltage Low-level VCC = MIN,, VIL = VILmax, VIH = 2 V,, Input current at maximum input voltage VCC = MAX, VI = 7 V 0.1 0.1 mA VI = 2.7 V VI = 0.4 V 20 20 µA Low-level input current VCC = MAX, VCC = MAX, – 0.4 – 0.4 mA Short-circuit output current§ VCC = MAX – 100 mA High-level input current 2.5 IOL = 4 mA IOL = 8 mA 3.4 0.25 – 20 2.7 0.4 – 100 3.4 V 0.25 0.4 0.35 0.5 – 20 V ICC Supply current VCC = MAX, See Note 2 17 27 17 27 mA † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at VCC = 5 V, TA = 25°C. § Not more than one output should be shorted at a time and duration of short circuit should not exceed one second. NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock. switching characteristics, VCC = 5 V, TA = 25°C PARAMETER TEST CONDITIONS fmax tPHL Maximum clock frequency tPLH tPHL Propagation delay time, low-to-high-level output from clock Propagation delay time, high-to-low-level output from clear CL = 15 pF, RL = 2 kΩ kΩ, See Note 3 Propagation delay time, high-to-low-level output from clock MIN TYP 30 40 MAX UNIT MHz 18 27 ns 17 27 ns 18 27 ns NOTE 3: Load circuits and voltage waveforms are shown in Section 1. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 PACKAGE MATERIALS INFORMATION www.ti.com 9-Aug-2022 TAPE AND REEL INFORMATION REEL DIMENSIONS TAPE DIMENSIONS K0 P1 B0 W Reel Diameter Cavity A0 B0 K0 W P1 A0 Dimension designed to accommodate the component width Dimension designed to accommodate the component length Dimension designed to accommodate the component thickness Overall width of the carrier tape Pitch between successive cavity centers Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE Sprocket Holes Q1 Q2 Q1 Q2 Q3 Q4 Q3 Q4 User Direction of Feed Pocket Quadrants *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74LS273DWR SOIC DW 20 2000 330.0 24.4 10.8 13.3 2.7 12.0 24.0 Q1 SN74LS273NSR SO NS 20 2000 330.0 24.4 8.4 13.0 2.5 12.0 24.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 9-Aug-2022 TAPE AND REEL BOX DIMENSIONS Width (mm) W L H *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LS273DWR SOIC DW 20 2000 367.0 367.0 45.0 SN74LS273NSR SO NS 20 2000 367.0 367.0 45.0 Pack Materials-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 9-Aug-2022 TUBE T - Tube height L - Tube length W - Tube width B - Alignment groove width *All dimensions are nominal Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm) 78010012A FK LCCC 20 1 506.98 12.06 2030 NA 7801001SA W CFP 20 1 506.98 26.16 6220 NA JM38510/32501B2A FK LCCC 20 1 506.98 12.06 2030 NA JM38510/32501BSA W CFP 20 1 506.98 26.16 6220 NA M38510/32501B2A FK LCCC 20 1 506.98 12.06 2030 NA M38510/32501BSA W CFP 20 1 506.98 26.16 6220 NA SN74LS273DW DW SOIC 20 25 507 12.83 5080 6.6 SN74LS273N N PDIP 20 20 506 13.97 11230 4.32 SN74LS273NE4 N PDIP 20 20 506 13.97 11230 4.32 SNJ54LS273FK FK LCCC 20 1 506.98 12.06 2030 NA SNJ54LS273W W CFP 20 1 506.98 26.16 6220 NA Pack Materials-Page 3 IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated