Sample &
Buy
Product
Folder
Technical
Documents
Support &
Community
Tools &
Software
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
SN74LV32A Quadruple 2-Input Positive-Or Gates
1 Features
2 Applications
•
•
•
•
•
•
•
•
1
•
•
•
•
•
2-V to 5.5-V VCC Operation
Max tpd of 6.5 ns at 5 V
Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 3.3 V, TA = 25°C
Typical VOHV (Output VOH Undershoot)
> 2.3 V at VCC = 3.3 V, TA = 25°C
Support Mixed-Mode Voltage Operation on
All Ports
Ioff Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model
– 200-V Machine Model
– 1000-V Charged-Device Model
Printers
E-Meters
Motor Controls: Permanent Magnets
Servers and High Performance Computing
Automotive Infotainment
3 Description
This quadruple 2-input positive-OR gates is designed
for 2-V to 5.5-V VCC operation.
The SN74LV32A device performs the Boolean
function Y + A ) B or Y + A • B in positive logic.
Device Information(1)
PART NUMBER
SN74LV32A
PACKAGE
BODY SIZE (NOM)
TVSOP (14)
3.60 mm x 4.40 mm
SOIC (14)
8.65 mm × 3.91 mm
VQFN (14)
3.50 mm x 3.50 mm
SSOP (14)
6.20 mm x 5.30 mm
TSSOP (14)
5.00 mm x 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
4 Simplified Schematic
A
B
Y
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Simplified Schematic.............................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
1
2
3
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
7.11
4
4
5
5
6
6
6
6
7
7
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics, VCC = 2.5 V ± 0.2 V ........
Switching Characteristics, VCC = 3.3 V ± 0.3 V ........
Switching Characteristics, VCC = 5 V ± 0.5 V ...........
Noise Characteristics ................................................
Operating Characteristics........................................
Typical Characteristics ............................................
Parameter Measurement Information .................. 8
9
Detailed Description .............................................. 9
9.1
9.2
9.3
9.4
Overview ...................................................................
Functional Block Diagram .........................................
Feature Description...................................................
Device Functional Modes..........................................
9
9
9
9
10 Application and Implementation........................ 10
10.1 Application Information.......................................... 10
10.2 Typical Application ............................................... 10
11 Power Supply Recommendations ..................... 11
12 Layout................................................................... 12
12.1 Layout Guidelines ................................................. 12
12.2 Layout Example .................................................... 12
13 Device and Documentation Support ................. 12
13.1
13.2
13.3
13.4
Related Links ........................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
12
12
12
12
14 Mechanical, Packaging, and Orderable
Information ........................................................... 12
5 Revision History
Changes from Revision J (April 2005) to Revision K
Page
•
Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1
•
Deleted Ordering Information table. ....................................................................................................................................... 1
•
Changed MAX operating temperature to 125°C in Recommended Operating Conditions table. ......................................... 5
2
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
SN74LV32A
www.ti.com
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
6 Pin Configuration and Functions
13
3
12
4
11
5
10
6
9
7
8
VCC
4B
4A
4Y
3B
3A
3Y
1B
1Y
2A
2B
2Y
VCC
14
2
1
14
2
13 4B
3
12 4A
4Y
4
11
5
10 3B
9 3A
6
7
8
3Y
1
GND
1A
1B
1Y
2A
2B
2Y
GND
SN74LV32A . . . RGY PACKAGE
(TOP VIEW)
1A
SN74LV32A . . . D, DB, DGV, NS,
OR PW PACKAGE
(TOP VIEW)
Pin Functions
PIN
SN74LV32A
NAME
TYPE
D, DB, DGV,
NS, PW
RGY
1A
1
1
1B
2
1Y
3
2A
DESCRIPTION
I
1A Input
2
I
1B Input
3
O
1Y Output
4
4
I
2A Input
2B
5
5
I
2B Input
2Y
6
6
O
2Y Output
3Y
8
8
O
3Y Output
3A
9
9
I
3A Input
3B
10
10
I
3B Input
4Y
11
11
O
4Y Output
4A
12
12
I
4A Input
4B
13
13
I
4B Input
GND
7
7
—
Ground Pin
VCC
14
14
—
Power Pin
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
3
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)
VCC
MIN
MAX
Supply voltage range
–0.5
7
UNIT
V
(2)
VI
Input voltage range
–0.5
7
V
VO
Voltage range applied to any output in the high-impedance or power-off state (2)
–0.5
7
V
VO
Output voltage range (2) (3)
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0 or VI > VCC
–20
mA
IOK
Output clamp current
VO < 0 or VO > VCC
–50
mA
IO
Continuous output current
VO = 0 to VCC
±25
mA
±50
mA
150
°C
Continuous channel current through VCC or GND
Tstg
(1)
(2)
(3)
Storage temperature range
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is
limited to 5.5 V maximum.
This value is limited to 5.5-V maximum.
7.2 ESD Ratings
VALUE
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins
V(ESD)
(1)
(2)
4
Electrostatic discharge
(1)
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (2)
UNIT
2000
1000
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
SN74LV32A
www.ti.com
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted) (1)
VCC
Supply voltage
VCC = 2 V
VIH
High-level input voltage
MIN
MAX
2
5.5
Low-level input voltage
VI
Input voltage
VO
Output voltage
VCC = 2.3 to 2.7 V
VCC × 0.7
VCC = 3 V to 3.6 V
VCC × 0.7
VCC = 4.5 V to 5.5 V
VCC × 0.7
0.5
VCC × 0.3
VCC = 3 V to 3.6 V
VCC × 0.3
VCC × 0.3
5.5
0
VCC
V
–50
µA
VCC = 2.3 to 2.7 V
–2
VCC = 3 V to 3.6 V
–6
VCC = 4.5 V to 5.5 V
Low-level output current
Input transition rise or fall rate
(1)
µA
2
VCC = 3 V to 3.6 V
6
mA
12
VCC = 2.3 to 2.7 V
200
VCC = 3 V to 3.6 V
100
VCC = 4.5 V to 5.5 V
TA
mA
50
VCC = 2.3 to 2.7 V
VCC = 4.5 V to 5.5 V
∆t/∆v
V
–12
VCC = 2 V
IOL
V
0
VCC = 2 V
High-level output current
V
VCC = 2.3 to 2.7 V
VCC = 4.5 V to 5.5 V
IOH
V
1.5
VCC = 2 V
VIL
UNIT
ns/V
20
Operating free-air temperature
–40
125
°C
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs (SCBA004).
7.4 Thermal Information
SN74LV32A
THERMAL METRIC (1)
D
DBV
DVG
NS
PW
RGY
UNIT
14 PINS
RθJA
Junction-to-ambient thermal resistance
90.6
107.1
129.0
90.7
122.6
57.5
RθJC(top)
Junction-to-case (top) thermal resistance
50.9
59.6
52.1
48.3
51.4
70.8
RθJB
Junction-to-board thermal resistance
44.8
54.4
62.0
49.4
64.4
33.6
ψJT
Junction-to-top characterization
parameter
14.7
20.5
6.5
14.6
6.7
3.4
ψJB
Junction-to-board characterization
parameter
44.5
53.8
61.3
49.1
63.8
33.7
RθJC(bot)
Junction-to-case (bottom) thermal
resistance
—
—
—
—
—
13.9
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
5
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
www.ti.com
7.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
TA = 25°C
VCC
MIN
TYP
–40°C to 85°C
MAX
MIN
–40°C to 125°C
MAX
MIN
MAX
UNIT
IOH = –50 µA
2 V to
5.5 V
VCC – 0.1
VCC – 0.1
VCC – 0.1
IOH = –2 mA
2.3 V
2
2
2
IOH = –6 mA
3V
2.48
2.48
2.48
IOH = –12 mA
4.5 V
3.8
3.8
3.8
IOL = 50 µA
2 V to
5.5 V
IOL = 2 mA
2.3 V
0.4
0.4
0.4
IOL = 6 mA
3V
0.44
0.44
0.44
IOL = 12 mA
4.5 V
0.55
0.55
0.55
II
VI = 5.5 V or GND
0 to
5.5 V
±1
±1
±1
µA
ICC
VI = VCC or GND,
5.5 V
20
20
20
µA
Ioff
VI or VO = 0 to 5.5 V
5
5
5
µA
VOH
VOL
Ci
IO = 0
0.1
0
VI = VCC or GND
3.3 V
3.3
5V
3.3
0.1
V
0.1
V
pF
7.6 Switching Characteristics, VCC = 2.5 V ± 0.2 V
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tpd
A or B
Y
(1)
LOAD
CAPACITANCE
TA = 25°C
MIN
CL = 15 pF
CL = 50 pF
TYP
–40°C to 85°C
–40°C to 125°C
MAX
MIN
MAX
MIN
MAX
7.1 (1) 12.8 (1)
1 (1)
15 (1)
1
16
1
19
1
20
9.6
16.2
UNIT
ns
On products compliant to MIL-PRF-38535, this parameter is not production tested.
7.7 Switching Characteristics, VCC = 3.3 V ± 0.3 V
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tpd
A or B
Y
(1)
LOAD
CAPACITANCE
TA = 25°C
MIN
–40°C to 85°C
–40°C to 125°C
TYP
MAX
MIN
MAX
MIN
MAX
CL = 15 pF
5 (1)
7.9 (1)
1 (1)
9.5 (1)
1
10.5
CL = 50 pF
6.9
11.4
1
13
1
14
UNIT
ns
On products compliant to MIL-PRF-38535, this parameter is not production tested.
7.8 Switching Characteristics, VCC = 5 V ± 0.5 V
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
tpd
A or B
Y
(1)
6
LOAD
CAPACITANCE
TA = 25°C
MIN
–40°C to 85°C
–40°C to 125°C
TYP
MAX
MIN
MAX
MIN
MAX
CL = 15 pF
3.6 (1)
5.5 (1)
1 (1)
6.5 (1)
1
7.5
CL = 50 pF
4.9
7.5
1
8.5
1
9.5
UNIT
ns
On products compliant to MIL-PRF-38535, this parameter is not production tested.
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
SN74LV32A
www.ti.com
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
7.9 Noise Characteristics (1)
VCC = 3.3 V, CL = 50 pF, TA = 25°C
SN74LV32A
PARAMETER
MIN
TYP
MAX
UNIT
VOL(P)
Quiet output, maximum dynamic VOL
0.2
0.8
V
VOL(V)
Quiet output, minimum dynamic VOL
–0.1
–0.8
V
VOH(V)
Quiet output, minimum dynamic VOH
3.0
VIH(D)
High-level dynamic input voltage
VIL(D)
Low-level dynamic input voltage
(1)
V
2.31
V
0.99
V
UNIT
Characteristics are for surface-mount packages only.
7.10 Operating Characteristics
TA = 25°C
PARAMETER
Cpd
TEST CONDITIONS
Power dissipation capacitance
CL = 50 pF,
f = 10 MHz
VCC
TYP
3.3 V
9.5
5V
11.5
pF
7.11 Typical Characteristics
4.5
7
4
6
3.5
5
TPD (ns)
TPD (ns)
3
2.5
2
4
3
1.5
2
1
1
0.5
TPD in ns
0
-150
TPD in ns
0
-100
-50
0
50
Temperature (qC)
100
150
0
D001
Figure 1. TPD vs Temperature at 5V
1
2
3
VCC
4
5
Product Folder Links: SN74LV32A
D002
Figure 2. TPD vs VCC at 25°C
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
6
7
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
www.ti.com
8 Parameter Measurement Information
VCC
From Output
Under Test
Test
Point
From Output
Under Test
RL = 1 kΩ
S1
Open
TEST
GND
CL
(see Note A)
CL
(see Note A)
S1
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open Drain
Open
VCC
GND
VCC
LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
VCC
50% VCC
Timing Input
0V
tw
tsu
VCC
50% VCC
50% VCC
Input
th
VCC
50% VCC
Data Input
50% VCC
0V
0V
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VCC
50% VCC
Input
50% VCC
tPLH
In-Phase
Output
50% VCC
VOH
50% VCC
VOL
VOH
50% VCC
VOL
tPLZ
≈VCC
50% VCC
VOL + 0.3 V
VOL
tPHZ
tPZH
Output
Waveform 2
S1 at GND
(see Note B)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
50% VCC
0V
Output
Waveform 1
S1 at VCC
(see Note B)
tPLH
50% VCC
50% VCC
tPZL
tPHL
tPHL
Out-of-Phase
Output
0V
VCC
Output
Control
50% VCC
VOH − 0.3 V
VOH
≈0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
D. The outputs are measured one at a time, with one input transition per measurement.
E. t PLZ and t PHZ are the same as tdis.
F. t PZL and tPZH are the same as ten.
G. t PHL and t PLH are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 3. Load Circuit And Voltage Waveforms
8
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
SN74LV32A
www.ti.com
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
9 Detailed Description
9.1 Overview
This quadruple 2-input positive-OR gate is designed for 2-V to 5.5-V VCC operation.
The SN74LV32A device performs the Boolean function Y + A ) B or Y + A • B in positive logic.
This part has low drive which produces slower rise and fall times that will reduce ringing on the output signal.
The inputs and outputs are of high impedance when VCC = 0 V.
9.2 Functional Block Diagram
A
Y
B
Figure 4. Logic Diagram, Each Gate (Positive Logic)
9.3 Feature Description
•
•
•
Wide operating voltage range
– Operates from 2 V to 5.5 V
Allows down-voltage translation
– Inputs accept voltages to 5.5 V
Ioff feature
– Supports Live Insertion, Partial Power DownMode, and Back Drive Protection
9.4 Device Functional Modes
Table 1. Function Table
(Each Gate)
INPUTS
A
B
OUTPUT
Y
H
X
H
X
H
H
L
L
L
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
9
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
SN74LV04A is a low-drive CMOS device that can be used for a multitude of bus interface type applications
where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on
the outputs. The inputs can accept voltages to 5.5 V at any valid VCC making it Ideal for down translation.
10.2 Typical Application
5-V regulated
3.3-V or 5-V accessory
0.1 µF
Figure 5. Typical Application Schematic
10.2.1 Design Requirements
This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create fast
edges into light loads, so routing and load conditions should be considered to prevent ringing.
10.2.2 Detailed Design Procedure
1. Recommended Input Conditions
– For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions table.
– For specified High and low levels, see VIH and VIL in the Recommended Operating Conditions table.
– Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid VCC.
2. Recommend Output Conditions
– Load currents should not exceed 25 mA per output and 50 mA total for the part.
– Outputs should not be pulled above VCC.
10
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
SN74LV32A
www.ti.com
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
Typical Application (continued)
10.2.3 Application Curves
Figure 6. Typical Application Curve
11 Power Supply Recommendations
The power supply can be any voltage between the MIN and MAX supply voltage rating located in the
Recommended Operating Conditions table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, 0.1 μF is recommended. If there are multiple VCC pins, 0.01 μF or 0.022 μF is recommended for each
power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and
1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as
possible for best results.
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
11
SN74LV32A
SCLS385K – SEPTEMBER 1997 – REVISED DECEMBER 2014
www.ti.com
12 Layout
12.1 Layout Guidelines
When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of
digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,
or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the
undefined voltages at the outside connections result in undefined operational states.
Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic
devices must be connected to a high or low bias to prevent them from floating. The logic level that should be
applied to any particular unused input depends on the function of the device. Generally they will be tied to GND
or VCC, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a
transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when
asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.
12.2 Layout Example
Vcc
Input
Unused Input
Output
Output
Unused Input
Input
Figure 7. Layout Diagram
13 Device and Documentation Support
13.1 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 2. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
SN74LV32A
Click here
Click here
Click here
Click here
Click here
13.2 Trademarks
All trademarks are the property of their respective owners.
13.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
12
Submit Documentation Feedback
Copyright © 1997–2014, Texas Instruments Incorporated
Product Folder Links: SN74LV32A
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
SN74LV32AD
ACTIVE
SOIC
D
14
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32ADBR
ACTIVE
SSOP
DB
14
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32ADE4
ACTIVE
SOIC
D
14
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32ADGVR
ACTIVE
TVSOP
DGV
14
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32ADR
ACTIVE
SOIC
D
14
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32ANSR
ACTIVE
SO
NS
14
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
74LV32A
Samples
SN74LV32APW
ACTIVE
TSSOP
PW
14
90
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32APWR
ACTIVE
TSSOP
PW
14
2000
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32APWRG4
ACTIVE
TSSOP
PW
14
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32APWT
ACTIVE
TSSOP
PW
14
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
LV32A
Samples
SN74LV32ARGYR
ACTIVE
VQFN
RGY
14
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
LV32A
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
