0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SN75ALS174APWR

SN75ALS174APWR

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    TSSOP20

  • 描述:

    IC DRIVER 4/0 20TSSOP

  • 数据手册
  • 价格&库存
SN75ALS174APWR 数据手册
Order Now Product Folder Technical Documents Support & Community Tools & Software SN75ALS174A SLLS122F – JULY 1991 – REVISED JANUARY 2018 SN75ALS174A Quadruple Differential Line Driver 1 Features • 1 • • • • • • • • • Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and RS-485 High-Speed Advanced Low-Power Schottky Circuitry Designed for up to 20-Mbit/s Operation in Both Serial and Parallel Applications Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments Low Supply Current Requirements 55 mA Max Wide Positive and Negative Input/Output Bus Voltage Ranges Driver Output Capacity: 60 mA Thermal-Shutdown Protection Driver Positive- and Negative-Current Limiting Functionally Interchangeable With SN75174 2 Applications • • Each driver features wide positive and negative common-mode output voltage ranges that make them suitable for party-line applications in noisy environments. The SN75ALS174A provides positive- and negativecurrent limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. The SN75ALS174A is characterized for operation from 0°C to 70°C. Device Information(1) PART NUMBER SN75ALS174A PACKAGE BODY SIZE (NOM) PDIP (N) (16) 19.3 mm x 6.50 mm SOIC (DW) (20) 12.8 mm x 7.50 mm TSSOP (PW) (20) 6.50 mm x 4.40 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. Function Table (each driver)(1) (2) Motor Drives Factory Automation and Control OUTPUTS INPUT A ENABLES H H H L L H L H X L Z Z Y 3 Description The SN75ALS174A is a quadruple line driver with tristate differential outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA-422-B and RS-485. This device is optimized for balanced multipoint bus transmission at rates of up to 20 Mbit/s. Z (1) H = high level, L = low level, X = irrelevant. (2) Z = high impedance (off) Spacer N Package (Top View) 1A 1Y 1Z 1,2EN 2Z 2Y 2A GND 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 DW, PW Package (Top View) VCC 4A 4Y 4Z 3,4EN 3Z 3Y 3A 1A 1Y NC 1Z 1,2EN 2Z NC 2Y 2A GND 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC 4A 4Y NC 4Z 3,4EN 3Z NC 3Y 3A NC ± No internal connection 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. SN75ALS174A SLLS122F – JULY 1991 – REVISED JANUARY 2018 www.ti.com Table of Contents 1 2 3 4 5 Features .................................................................. Applications ........................................................... Description ............................................................. Revision History..................................................... Specifications......................................................... 1 1 1 2 3 5.1 5.2 5.3 5.4 5.5 3 3 3 4 4 Absolute Maximum Ratings ...................................... Dissipation Rating Table ........................................... Recommended Operating Conditions....................... Electrical Characteristics........................................... Switching Characteristics .......................................... 6 7 Parameter Measurement Information .................. 5 Device and Documentation Support.................... 8 7.1 7.2 7.3 7.4 7.5 7.6 8 Documentation Support ........................................... Receiving Notification of Documentation Updates.... Community Resources.............................................. Trademarks ............................................................... Electrostatic Discharge Caution ................................ Glossary .................................................................... 8 8 8 8 8 8 Mechanical, Packaging, and Orderable Information ............................................................. 8 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision E (April 1998) to Revision F • 2 Page Added the PW package, Applications list, Device Information table, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. ................................................................................................ 1 Submit Documentation Feedback Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A SN75ALS174A www.ti.com SLLS122F – JULY 1991 – REVISED JANUARY 2018 5 Specifications 5.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN Supply voltage, VCC (2) Input voltage, VI Output voltage range, VO –9 Continuous total dissipation (2) UNIT 7 V 7 V 14 V See the Dissipation Rating table Storage temperature, Tstg (1) MAX –65 150 °C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to network GND. 5.2 Dissipation Rating Table PACKAGE TA ≤ 25°C POWER RATING DERATING FACTOR TA = 70°C POWER RATING TA = 85°C POWER RATING DW 1125 mW 9.0 mW/°C 720 mW 596 mW N 1150 mW 9.2 mW/°C 736 mW 598 mW 5.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) VCC Supply voltage VIH High-level input voltage VIL Low-level input voltage VOC Common-mode output voltage IOH High-level output current IOL Low-level output current TA Operating free-air temperature MIN NOM MAX UNIT 4.75 5 5.25 V 2 0 V 0.8 V 12 V –7 V –60 mA 60 mA 70 °C Submit Documentation Feedback Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A 3 SN75ALS174A SLLS122F – JULY 1991 – REVISED JANUARY 2018 www.ti.com 5.4 Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP (1) MAX UNIT VIK Input clamp voltage II = –18 mA –1.5 V VO Output voltage IO = 0 0 6 V |VOD1| Differential output voltage IO = 0 1.5 6 V RL = 100 Ω |VOD2| Differential output voltage See Note Figure 1 |VOD3| Differential output voltage See Δ|VOD| Change in magnitude of differential output voltage (4) RL = 54 Ω or 100 Ω See Figure 1 VOC Common-mode output voltage (5) RL = 54 Ω or 100 Ω See Figure 1 Δ|VOC| Change in magnitude of common-mode output voltage (4) RL = 54 Ω or 100 Ω See Figure 1 IO Output current with power off IOZ High-impedance-state output current IIH High-level input current IIL IOS ICC 1/2 VOD1 or 2 (2) RL = 54 Ω (1) (2) (3) (4) (5) V 1.5 (3) 2.5 5 V 5 V ±0.2 V 1.5 3 V –1 V ±0.2 V VCC = 0, VO = –7 V to 12 V ±100 µA VO = –7 V to 12 V ±100 µA VI = 2.7 V 20 µA Low-level input current VI = 0.4 V –100 µA Short-circuit output current VO = –7 V to 12 V ±250 mA Supply current (all drivers) No load Outputs enabled 36 55 mA Outputs disabled 16 30 mA All typical values are at VCC = 5 V and TA = 25°C. The minimum VOD2 with a 100-Ω load is either 1/2 VOD1 or 2 V, whichever is greater. See EIA Standard RS-485, Figures 3-5, Test Termination Measurement 2. Δ|VOD| and Δ|VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS. 5.5 Switching Characteristics over operating free-air temperature range (unless otherwise noted), CL = 50 pF MIN TYP MAX td(OD) Differential output delay time PARAMETER RL = 54 Ω, See Figure 2 9 15 22 ns tPZH Output enable time to high level RL = 110 Ω, See Figure 3 30 45 70 ns tPZL Output enable time to low level RL = 110 Ω, See Figure 4 25 40 65 ns tPHZ Output disable time from high level RL = 110 Ω, See Figure 3 10 20 35 ns tPLZ Output disable time from low level RL = 110 Ω, See Figure 4 10 30 45 ns 4 TEST CONDITIONS Submit Documentation Feedback UNIT Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A SN75ALS174A www.ti.com SLLS122F – JULY 1991 – REVISED JANUARY 2018 6 Parameter Measurement Information RL 2 VOD2 RL 2 VOC Copyright © 2018, Texas Instruments Incorporated Figure 1. Differential and Common-Mode Output Voltages 3V Y CL Generator (see Note A) 50 : Input RL = 54 : 1.5 V td(ODH) Z 3V 1.5 V 0V td(ODL) Output Z CL = 50 pF (see Note B) Output Y TEST CIRCUIT VOLTAGE WAVEFORMS Copyright © 2018, Texas Instruments Incorporated A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, ZO = 50 Ω, duty cycle = 50%, tf 5 ns, tr 5 ns. B. CL includes probe and stray capacitance. Figure 2. Differential-Output Test Circuit and Delay and Transition Times Voltage Waveforms 3V Output S1 0 V or 3 V Generator (see Note A) Input CL = 50 pF (see Note B) 50 : 1.5 V 1.5 V 0V RL = 110 : Output PZH 0.5 V VOH 2.3 V Voff C 0 V tPHZ TEST CIRCUIT VOLTAGE WAVEFORMS Copyright © 2018, Texas Instruments Incorporated A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, ZO = 50 Ω, duty cycle = 50%, tf 5 ns, tr 5 ns. B. CL includes probe and stray capacitance. Figure 3. Test Circuit and Voltage Waveforms, tPZH and tPHZ Submit Documentation Feedback Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A 5 SN75ALS174A SLLS122F – JULY 1991 – REVISED JANUARY 2018 www.ti.com Parameter Measurement Information (continued) 5V RL = 110 : 0 V or 3 V Generator (see Note A) Output S1 3V 1.5 V Input 1.5 V 0V tPZL CL = 50 pF (see Note B) 50 : tPLZ 5V 2.3 V Output VOL 0.5 V TEST CIRCUIT VOLTAGE WAVEFORMS Copyright © 2018, Texas Instruments Incorporated A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, ZO = 50 Ω, duty cycle = 50%, tf 5 ns, tr 5 ns. B. CL includes probe and stray capacitance. Figure 4. Test Circuit and Voltage Waveforms, tPZL and tPLZ 1,2EN 4 EN 2 1A 1 3 6 2A 3,4EN 7 5 12 9 11 14 4A 1Z 2Y 2Z EN 10 3A 1Y 15 13 (1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. (2) Pin numbers shown are for the N package. 3Y 3Z 4Y 4Z Figure 5. Logic Symbol 6 Submit Documentation Feedback Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A SN75ALS174A www.ti.com SLLS122F – JULY 1991 – REVISED JANUARY 2018 Parameter Measurement Information (continued) 1,2EN 4 2 1A 2A 3,4EN 1 7 3 6 5 4A (1) 1Z 2Y 2Z 12 10 3A 1Y 9 15 11 14 13 3Y 3Z 4Y 4Z Pin numbers shown are for the N package. Figure 6. Logic Diagram (Positive Logic) EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC 35 k: NOM Input Output GND Copyright © 2018, Texas Instruments Incorporated Figure 7. Schematics of Inputs and Outputs Submit Documentation Feedback Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A 7 SN75ALS174A SLLS122F – JULY 1991 – REVISED JANUARY 2018 www.ti.com 7 Device and Documentation Support 7.1 Documentation Support 7.2 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. 7.3 Community Resources The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers. Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support. 7.4 Trademarks E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners. 7.5 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 7.6 Glossary SLYZ022 — TI Glossary. This glossary lists and explains terms, acronyms, and definitions. 8 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. 8 Submit Documentation Feedback Copyright © 1991–2018, Texas Instruments Incorporated Product Folder Links: SN75ALS174A PACKAGE OPTION ADDENDUM www.ti.com 13-Aug-2021 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) SN75ALS174ADW ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 75ALS174A SN75ALS174ADWE4 ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 75ALS174A SN75ALS174ADWR ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 75ALS174A SN75ALS174AN ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 SN75ALS174AN SN75ALS174APWR ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 LS174A (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
SN75ALS174APWR 价格&库存

很抱歉,暂时无法提供与“SN75ALS174APWR”相匹配的价格&库存,您可以联系我们找货

免费人工找货