TAS3002PFBR

          Data Manual 2001 Digital Audio: Digital Speakers SLAS307B 1 Introduction 1.1 Description The TAS3002 device is a system-on-a-chip that replaces conventional analog equalization to perform digital parametric equalization, dynamic range compression, and loudness contour. Additionally, this device provides high-quality, soft digital volume, bass, and treble control. All control parameters are uploaded from an outside MCU through the I2C slave port or from an external EEPROM through the I2C master port. The TAS3002 device also has an integrated 24-bit stereo codec with two I2C-selectable, single-ended inputs per channel. The digital parametric equalization consists of seven cascaded, independent biquad filters per channel. Each biquad filter has five 24-bit coefficients that can be configured into many different filter functions (such as band-pass, high-pass, and low-pass). The internal loudness contour algorithm can be controlled and programmed with an I2C command. Dynamic range compression/expansion (DRCE) is programmable through the I2C port. The system designer can set the threshold, energy estimation time constant, compression ratio, and attack and decay time constants. The TAS3002 device supports 13 serial interface formats (I2S, left justified, right justified) with data word lengths of 16, 18, 20, or 24 bits. The sampling frequency (fS) may be set to 32 kHz, 44.1 kHz, or 48 kHz. The 13 serial interface formats are listed and described in Section 2.1. The TAS3002 device uses a system clock generated by the internal phase-locked loop (PLL). The reference clock for the PLL is provided by an external master clock (MCLK) of 256 fS or 512 fS, or a 256 fS crystal. The TAS3002 device has six internally configurable general-purpose input (GPI) terminals that control volume, bass, treble, and equalization. Each GPI terminal has a debounce algorithm that is programmed into the TAS3002 internal microcontroller. 1.2 Features • Programmable seven-band parametric equalization • Programmable digital volume control • Programmable digital bass and treble control • Programmable dynamic range compression/expansion (DRCE) • Programmable loudness contour/dynamic bass control • Configurable serial port for audio data • Two input data channels that can be mixed with digital data from the analog-to-digital converter (ADC) of the codec (analog input). These channels are controlled by I2C commands. • Three output data channels: Left and right data go through equalization; bass, treble, DRCE, and volume to SDOUT1; SDOUT2 mixes left and right data. SDOUT2 operates as a center channel or subwoofer channel. The output of the ADC is available for additional processing. • Capability to digitally mix left and right input channels for a monaural output to facilitate subwoofer operation • Serial I2C master/slave port that allows: − Downloading of control data to the device externally from the EEPROM or an I2C master − Controlling other I2C devices 1−1 • Two I2C-selectable, single-ended analog input stereo channels • Equalization bypass mode • Single 3.3-V power supply • Power down without reloading the coefficients • Sampling rates of 32 kHz, 44.1 kHz, or 48 kHz • Master clock frequency of 256 fS or 512 fS • Can have crystal input to replace MCLK. Crystal input frequency is 256 fS. • Six GPI terminals for volume, bass, treble up/down control, mute, and selection of equalization filters 1.3 Functional Block Diagram Figure 1−1 is a block diagram showing the major functions of the TAS3002. 1−2 DVSS DVDD AVSS AVDD VREFP VRFILT AVSS(REF) VREFM AINRP AINRM Voltage Reference RINA RINB Analog Supplies Digital Supplies AINRP AINRM 24-Bit Stereo ADC AINLP AINLM SDOUT0 LINA AINLP LINB AINLM VCOM ALLPASS INPA GPI4 GPI3 GPI2 AOUTL Controller GPI5 AOUTR 24-Bit Stereo DAC GPI1 GPI0 L+R SDOUT2 CS1 SDA SCL I2C Control L+R 32-Bit Audio Signal Processor PLL CAP_PLL MCLKO XTALI/ MCLK XTALO OSC/CLK Select CLKSEL IFM/S SDATA Control SCLK/O TEST 32-Bit Audio Signal Processor R LRCLK/O RESET L SDIN1 SDIN2 PWR_DN Control SDOUT1 Figure 1−1. TAS3002 Block Diagram 1−3 1.4 Terminal Assignments Figure 1−2 shows the terminal locations on the package outline, along with the signal name assigned to each terminal. LINB AINLP AINLM V REFM V REFP AINRM AINRP RINB RINA AOUTL VCOM AOUTR PACKAGE (TOP VIEW) 48 47 46 45 44 43 42 41 40 39 38 37 LINA VRFILT 1 36 2 35 AVSS(REF) AVSS INPA RESET CS1 PWR_DN TEST CAP_PLL CLKSEL MCLKO 3 34 4 33 5 32 6 31 7 30 8 29 9 28 10 27 11 26 25 12 NC AVDD NC GPI5 GPI4 GPI3 GPI2 GPI1 GPI0 ALLPASS SDOUT1 SDOUT0 XTALI/MCLK XTALO SCL SDA DVDD DVSS LRCLK/O SCLK/O IFM/S SDIN1 SDIN2 SDOUT2 13 14 15 16 17 18 19 20 21 22 23 24 Figure 1−2. TAS3002 Terminal Assignments 1.5 Terminal Functions Table 1−1 lists the terminals in alphanumeric order by signal name, along with the terminal number, terminal type, and a description of the terminal function. Table 1−1. TAS3002 Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION AINLM 46 I ADC left channel analog input (antialias capacitor) AINLP 47 I ADC left channel analog input (antialias capacitor) AINRM 43 I ADC right channel analog input (antialias capacitor) AINRP 42 I ADC right channel analog input (antialias capacitor) ALLPASS 27 I Logic high bypasses equalization filters AOUTL 39 O Left channel analog output AOUTR 37 O Right channel analog output AVDD AVSS 35 I Analog power supply (3.3 V) 4 I Analog voltage ground AVSS(REF) 3 I Analog ground voltage reference 1−4 Table 1−1. TAS3002 Terminal Functions (Continued) TERMINAL NAME NO. I/O DESCRIPTION CAP_PLL 10 I Loop filter for internal phase-locked loop (PLL) CLKSEL 11 I CS1 7 I Logic low selects 256 fS; logic high selects 512 fS MCLK I2C address bit A0; low = 68h, high = 6Ah DVDD 17 I Digital power supply (3.3 V) DVSS 18 I Digital ground GPI0 GPI1 GPI2 GPI3 GPI4 GPI5 28 29 30 31 32 33 I Switch input terminals IFM/S 21 I Digital audio I/O control (low = input; high = output) INPA 5 O Low when analog input A is selected (will sink 4 mA) LINA 1 I Left channel analog input 1 LINB 48 I Left channel analog input 2 LRCLK/O 19 I/O Left/right clock input/output (output when IFM/S is high) MCLKO 12 O MCLK output for slave devices NC 34 No connection; Can be used as a printed circuit board routing channel NC 36 No connection; Can be used as a printed circuit board routing channel PWR_DN 8 I Logic high places the TAS3002 device in power-down mode RESET 6 I Logic low resets the TAS3002 device to the initial state RINA 40 I Right channel analog input 1 RINB 41 I SCL 15 I/O Right channel analog input 2 I2C clock connection SCLK/O 20 I/O SDA 16 I/O SDIN1 22 I Serial data input 1 SDIN2 23 I Serial data input 2 SDOUT0 25 O Serial data output from ADC SDOUT1 26 O Serial data output (from internal audio processing) SDOUT2 24 O Serial data output (a monaural mix of left and right, before processing) TEST 9 I Reserved manufacturing test terminal; connect to DVSS VCOM 38 O Digital-to-analog converter mid-rail supply (decouple with parallel combination of 10-µF and 0.1-µF capacitors) VREFM VREFP 45 I ADC minus voltage reference 44 I ADC plus voltage reference Shift (bit) clock input (output when IFM/S is high) I2C data connection VRFILT XTALI/MCLK 2 O Voltage reference low pass filter 13 I Crystal or external MCLK input XTALO 14 I Crystal input (crystal is connected between terminals 13 and 14) 1−5 1−6 2 Audio Data Formats 2.1 Serial Interface Formats The TAS3002 device works in master or slave mode. In the master mode, terminal 21 (IFM/S) is tied high. This activates the master clock (MCLK) circuitry. A crystal can be connected across terminals 13 (XTALI/MCLK) and 14 (XTALO), or an external, TTL-compatible MCLK can be connected to XTALI/MCLK. In that case, MCLK is outputs on terminal 12 (MCLKO), with terminals 19 (LRCLK/O) and 20 (SCLK/O) becoming outputs to drive slave devices. In the slave mode, IFM/S is tied low. LRCLK/O and SCLK/O are inputs and the interface operates as a slave device requiring externally supplied MCLK, LRCLK (left/right clock), and SCLK (shift clock) inputs. There are two options for selecting the clock rates. If the 512fS MCLK rate is selected, terminal 11 (CLKSEL) is tied high and an MCLK rate of 512fS must be supplied. If the 256fS MCLK is selected, CLKSEL is tied low and an MCLK of 256fS must be supplied. In both cases, an LRCLK of 64 SCLK must be supplied. • MCLK and SCLK must be synchronous and their edges must be at least 3 ns apart. • If the LRCLK phase changes by more than 10 cycles of MCLK, the codec automatically resets. The TAS3002 device is compatible with 13 different serial interfaces. Available interface options are I2S, right justified, and left justified. Table 2−1 indicates how the 13 options are selected using the I2C bus and the main control register (MCR, I2C address 01h). All serial interface options at either 16, 18, 20, or 24 bits operate with SCLK at 64 fS. Additionally, the 16-bit mode operates at 32 fS. Table 2−1. Serial Interface Options SERIAL INTERFACE SDIN1, SDIN2, SDOUT1, SDOUT2, AND SDOUT0 MODE MCR BIT (6) MCR BIT (5−4) MCR BIT (1−0) 0 0 00 00 16-bit, 32 fS 1 1 00 00 16-bit, left justified, 64 fS 2 1 01 00 3 1 10 00 16-bit, right justified, 64 fS 16-bit, I2S, 64 fS 4 1 00 01 18-bit, left justified, 64 fS 5 1 01 01 6 1 10 01 18-bit, right justified, 64 fS 18-bit, I2S, 64 fS 7 1 00 10 20-bit, left justified, 64 fS 8 1 01 10 9 1 10 10 20-bit, right justified, 64 fS 20-bit, I2S, 64 fS 10 1 00 11 24-bit, left justified, 64 fS 11 1 01 11 12 1 10 11 24-bit, right justified, 64 fS 24-bit, I2S, 64 fS Figure 2−1 through Figure 2−3 illustrate the relationship between the SCLK, LRCLK, and the serial data I/O for the different interface protocols. 2−1 2.2 Digital Output Modes The digital output modes (SDOUT1, SDOUT2, SDOUT0) are described in Sections 2.2.1 through 2.2.3. 2.2.1 MSB-First, Right-Justified, Serial-Interface Format The normal output mode for the MSB-first, right-justified, serial-interface format is for 16, 18, 20, or 24 bits. Figure 2−1 shows the following characteristics of this protocol: • Left channel is transmitted when LRCLK is high. • The SDIN(s) (recorded) data is justified to the trailing edge of the LRCLK. • The SDOUT(s) MSB (playback) data is transmitted at the same time as LRCLK edge and captured at the next rising edge of SCLK. • If the LRCLK phase changes by more than 10 cycles of MCLK, the codec automatically resets. SCLK LRCLK = fS SDIN …… MSB …… LSB …… MSB …… LSB SDOUT …… MSB …… LSB …… MSB …… LSB Left Channel Right Channel Figure 2−1. MSB-First, Right-Justified, Serial-Interface Format 2−2 2.2.2 I2S Serial-Interface Format The normal output mode for the I2S serial-interface format is for 16, 18, 20, or 24 bits. Figure 2−2 shows the following characteristics of this protocol: • Left channel is transmitted when LRCLK is low. • SDIN is sampled with the rising edge of SCLK. • SDOUT is transmitted on the falling edge of SCLK. • If the LRCLK phase changes by more than 10 cycles of MCLK, the codec automatically resets. SCLK LRCLK = fS SDIN X MSB …… LSB … X MSB …… LSB … SDOUT X MSB …… LSB … X MSB …… LSB … Left Channel Right Channel Figure 2−2. I2S Serial-Interface Format 2−3 2.2.3 MSB-Left-Justified, Serial-Interface Format The normal output mode for the MSB-left-justified, serial-interface format is for 16, 18, 20, or 24 bits. Figure 2−3 shows the following characteristics of this protocol: • Left channel is transmitted when LRCLK is high. • The SDIN data is justified to the leading edge of the LRCLK. • The MSBs are transmitted at the same time as LRCLK edge and captured at the next rising edge of SCLK. SCLK LRCLK = fS SDIN MSB …… LSB …… MSB …… LSB …… SDOUT MSB …… LSB …… MSB …… LSB …… Left Channel Right Channel Figure 2−3. MSB-Left-Justified, Serial-Interface Format 2−4 2.3 Switching Characteristics PARAMETER MIN tc(SCLK) td(SLR) SCLK cycle time td(SDOUT) tsu(SDIN) SDOUT valid from SCLK falling edge (see Note 1) th(SDIN) f(LRCLK) SDIN hold after SCLK rising edge TYP MAX 325.5 SCLK rising to LRCLK edge ns 20 ns (1/256 fS) + 10 SDIN setup before SCLK rising edge 20 32 Duty cycle ns ns 100 LRCLK frequency UNIT ns 44.1 48 50 kHz % NOTE 1: Maximum of 50-pF external load on SDOUT. tc(SCLK) tr(SCLK) SCLK tf(SCLK) td(SLR) LRCLK td(SDOUT) td(SLR) SDOUT1 SDOUT2 SDOUT0 tsu(SDIN) th(SDIN) SDIN1 SDIN2 Figure 2−4. For Right-/Left-Justified and I2S Serial Protocols 2−5 2−6 3 Analog Input/Output The TAS3002 device contains a stereo 24-bit ADC with two single-ended inputs per channel. Selection of the A or B analog input is accomplished by setting a bit in the analog control register (ACR) by an I2C command. Additionally, the TAS3002 device has a stereo 24-bit digital-to-analog converter (DAC). 3.1 Analog Input Figure 3−1 shows the technique and components required for analog input to the TAS3002 device. The maximum input signal must not exceed 0.7 Vrms. Selection of the above component values gives a frequency response from 20 Hz to 20 kHz at a sampling frequency of 48 kHz without alias frequency problems. 2 1200 pF AINRP AINRM 0.47 µF RINA 1 Voltage Reference RINB 1 0.47 µF AINRP 2 1200 pF AINRM AINLP 24-Bit Stereo ADC AINLM 0.47 µF LINA 1 LINB 1 AINLP 0.47 µF AINLM 1 Analog Inputs − Use 0.47 µF for 20-Hz Cutoff 2 Anti-Alias Capacitors for fS = 48 kHz 3 Tie unused analog inputs to analog ground through 0.1-µF capacitors. Input Select Command From Internal Controller Figure 3−1. Analog Input to the TAS3002 Device 3.2 Analog Output 3.2.1 Direct Analog Output The full scale analog output from the TAS3002 device is 0.707 Vrms. It is referenced to VCOM which is approximately 1.5 Vdc. VCOM must be decoupled with the network shown in Figure 3−2. 3−1 Analog Output (Adjust Capacitors for Desired Low Frequency Response) AOUTR 24-Bit DAC VCOM + 10 µF AOUTL 0.1 µF AGND Figure 3−2. VCOM Decoupling Network 3.2.2 Analog Output With Gain Because the maximum analog output from the TAS3002 device is 0.707 Vrms, the output level can be increased by using an external amplifier. The circuit shown in Figure 3−3 boosts the output level to 1 Vrms (when it has a gain of 1.414) and provides improved signal-to-noise ratio (SNR). Since this circuit lowers the noise floor, THD + N is improved also. C4 Analog Output (Adjust Capacitors for Desired Low Frequency Response) AOUTR − C1 + 24-Bit DAC 10 µF AOUTL TLV2362 or Equilvalent C3 VCOM + 0.1 µF +5 Op Amp/2 AGND C5 C2 C1 = C2 = C3 C4 = C5 − + TLV2362 or Equilvalent +5 Op Amp/2 Figure 3−3. Analog Output With External Amplifier 3−2 3.2.3 Reference Voltage Filter Figure 3−4 shows the TAS3002 reference voltage filter. 0.1 µF 4 3 2 45 VREFM 0.1 µF VRFILT 0.1 µF AVSS(REF) 1 µF + AVSS 15 µF + VREFP 44 TAS3002 Figure 3−4. TAS3002 Reference Voltage Filter 3−3 3−4 4 Audio Control/Enhancement Functions 4.1 Soft Volume Update The TAS3002 device implements a TI proprietary soft volume update. This feature allows a smooth and pleasant-sounding change from one volume level to another over the entire range of volume control (18 dB to mute). The volume is adjustable by downloading a gain coefficient through the I2C interface in 4.16 format—4 bits for the integer and 16 bits for the fractional part. NO TAG lists the 4.16 coefficients converted into dB for the range of – 70 dB to 18 dB with 0.5-dB step resolution. Right and left channel volumes can be unganged and set to different values. This feature implements a balance control. Volume is changed by writing the desired value into the volume control registers. This is done by asserting the volume-up or volume-down GPI terminal (see Section 7.6.1) for a limited range of volume control. Alternatively, volume control settings can be sent to the TAS3002 device over the I2C bus. 4.2 Software Soft Mute Soft mute is implemented by loading all zeros in the volume control register. This causes the volume to ramp down over a duration of 2048 fS samples to a final output of 0 (− infinity dB). Soft mute can be enabled by either asserting the mute GPI terminal (see Section 7.6.1) or sending a mute command over the I2C bus. Subsequent assertions of the mute GPI terminal toggle soft mute off and on. 4.3 Input Mixer Control The TAS3002 device is capable of mixing and multiplexing three channels (SDIN1, SDIN2, and the ADC output) of serial audio data. The mixing is controlled through three mixer control registers. This is accomplished by loading values into the corresponding bytes of the mixer left gain (07h) and mixer right gain (08h) control registers. See Figure 4−1 for a functional block diagram of the input mixer. The values loaded into these registers are in 4.20 format—4 bits for the integer and 20 bits for the fractional part. NO TAG lists the 4.20 numbers converted into dB for the range of –70 dB to 18 dB, although any positive 4.20 number may be used. To mute any of the channels, 0s are loaded into the respective mixer control register. Mixer controls are updated instantly and can cause audible artifacts for large changes in setting when updated dynamically outside of the fast load mode; therefore, it is desirable to use fast load in conjunction with the soft-volume mode. SDIN1, SDIN2, and the ADC output can be mixed with a user-selectable gain for each channel. The gain control registers are represented in 4.20 format. 4−1 Left Channel Mix Coefficients I2C Register Address 08h SDIN1 ^ SDIN2 ^ ADC = (3) 24-Bit Left Mix Coefficient SDIN1_L SDIN2_L L_SUM 7 Biquad Filters Tone Soft Volume DRCE ADC_L SDOUT1 SDIN1_R SDIN2_R 7 Biquad Filters Tone Soft Volume DRCE ADC_R R_SUM 1/2 L + R_SUM SDOUT2 1/2 Right Channel Mix Coefficients I2C Register Address 07h SDIN1 ^ SDIN2 ^ ADC = (3) 24-Bit Right Mix Coefficient Figure 4−1. TAS3002 Mixer Function 4.4 Mono Mixer Control The TAS3002 device contains a second mixer that performs the function of mixing left and right channel digital audio data from the input mixer in order to derive a monaural channel. This mixer has a fixed gain of −6 dB so that full scale inputs on L_sum and R_sum do not produce clipping on the resulting L+R_sum. The output of this mixer is present on terminal 24 (SDOUT2) and is generally used for a digitally-mixed subwoofer or center channel application. 4.5 Treble Control The treble gain level may be adjusted within the range of 15 dB to – 15 dB with 0.5-dB step resolution. The level changes are accomplished by downloading treble codes (shown in NO TAG) into the treble gain register. Alternatively, a limited range of treble control is available by asserting the treble-up or treble-down GPI terminal (see Section 7.6.1). The treble control has a corner frequency of 6 kHz at a 48-kHz sample rate. The gain values for treble control can be found in Section NO TAG. 4−2 4.6 Bass Control The bass gain level can be adjusted within the range of 15 dB to −15 dB with 0.5-dB step resolution. The level changes are accomplished by downloading bass codes (shown in NO TAG) into the bass frequency control register. Alternatively, a limited range of bass control is available by asserting the bass-up or bass-down GPI terminal (see Section 7.6.1). Bass control is a shelf filter with a corner frequency of 250 Hz at a 48-kHz sample rate. The gain values for bass control can be found in Section NO TAG. 4.7 De-Emphasis Mode (DM) De-emphasis is implemented in the DAC and is software controlled. De-emphasis is valid at 44.1 kHz and 48 kHz. To enable de-emphasis, values are written into the analog control register via the I2C command. See Section 4.8 for analog control register operation. Figure 4−2 illustrates the frequency response of the de-emphasis mode. De-Emphasis Response (dB) 3.18 (50 µs) 10.6 (15 µs) Frequency (kHz) Figure 4−2. De-Emphasis Mode Frequency Response 4−3 4.8 Analog Control Register (40h) The analog control register (ACR) allows control of de-emphasis, selection of the analog input channel to the ADC, and analog power down. An I2C master is required to write the appropriate command into the ACR. The ACR subaddress is 40h. Bit Type Default 7 6 5 4 3 2 1 0 R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 Table 4−1. Analog Control Register Description BIT FIELD NAME TYPE DESCRIPTION 7 Reserved R/W Reset to 0 6 Reserved R/W Reset to 0 5−4 Reserved R/W Reserved. Bits 5 and 4 return 0s when read. 3−2 DM(1−0) R/W De-emphasis control 00 = De-emphasis off (initial condition after reset) 01 = 48 kHz sample rate de-emphasis selected 10 = 44.1 kHz sample rate de-emphasis selected 11 = Reserved 1 INP R/W Analog input select 0 = LINA and RINA selected (initial condition after reset) 1 = LINB and RINB selected 0 APD R/W Analog power down 0 = Normal operation (initial condition after reset) 1 = Power down 4−4 4.9 Dynamic Loudness Contour The necessity for applying loudness compensation to playback systems to compensate for the fact that the ear perceives bass and treble less audibly at low levels than at high ones has been established since the first data was published by Fletcher and Munson in 1933. There are many equal-loudness contours in publication, like Steven’s contours, Robinson and Dadson contours. Some have even reached the acceptance level of ISO recommendation. The TAS3002 device has a simplified loudness contour algorithm that diminishes the effect of weak bass at low listening levels. Since contour has volume level dependency, the user must define the relation between the gain of the contour circuit and the volume level. Figure 4−3 is a block diagram of this circuit. Volume Biquad Gain Figure 4−3. Dynamic Loudness Contour Block Diagram The loudness contour is activated by sending an activation command via I2C from an external device. Optionally, a contour gain command can be sent by an external device to provide tracking with the system volume control. 4.9.1 Loudness Biquads Loudness biquad filters for the left and right channels are independently programmable via I2C. Their subaddresses are 21h and 22h, respectively. The digital filters are written as five 24-bit (4.20) hex coefficients for each channel. 4.9.2 Loudness Gain Loudness gain values for the left and right channels are independently programmable via I2C. Their subaddresses are 23h and 24h, respectively. The gain values are written as one 4.20 hex coefficient for each channel. 4.9.3 Loudness Contour Operation When the frequency of the loudness contour is determined, a digital filter must be developed. Then, the gain of the filter is determined. These values are placed in the storage area of the system controller (microcontroller) and sent to the TAS3002 device when it is desired to activate the loudness contour. If it is necessary to change the frequency or gain of the contour, new gain and filter coefficients are sent by the system controller. This function is performed normally when the volume control is changed (that is, more volume, less contour). The gain of the loudness contour filter then tracks the volume control. The loudness contour biquad filters are provided in addition to the seven equalization biquad filters. See Section NO TAG for programming instructions. 4−5 4.10 Dynamic Range Compression/Expansion (DRCE) The TAS3002 device provides the user with the ability to manage the dynamic range of the audio system. The DRCE receives data, and affects scaling after the volume/loudness block. As shown in Figure 4−4, the DRCE is applied after the volume/loudness control block as a DRCE scale factor. The DRCE must be adjusted such that the signal does not reach the hard limit value. However, if the signal does reach the maximum digital value, the saturation logic serves as a hard limiter that does not allow the signal to extend beyond the available range. Loudness (Parametric Equalization) (Left Channel Mixer) SDIN1_L LEFT_SUM SDIN2_L (7) 2nd Order IIR Filters (Tone) Bass/ Treble (DRCE Scaling) Soft Volume/ Saturation Logic LEFT_OUT Saturation Logic RIGHT_OUT ANALOGIN_L Dynamic Range Control (Analog in From ADC) ANALOGIN_R SDIN1_R RIGHT_SUM SDIN2_R (Right Channel Mixer) (7) 2nd Order IIR Filters (Parametric Equalization) Bass/ Treble Soft Volume/ (DRCE Scaling) (Tone) Loudness Figure 4−4. TAS3002 Digital Signal Processing Block Diagram The DRCE instruction consists of eight bytes that must be sent each time in the order shown in the example code of NO TAG. Each instruction downloaded must be eight bytes. If only one byte is changed, all eight bytes must be transmitted. The first two bytes remain the same for every instruction, however the last six bytes can be programmed using hexadecimal values from the corresponding tables referred to in Section NO TAG. With high compression ratios and fast attack times available, this function is suited for a commercial killer in a television set application. 4.11 AllPass Function This function is enabled by setting terminal 27 (ALLPASS) on the TAS3002 device to 1. When asserted, the internal equalization filters are set into AllPass (flat) mode. When this terminal is reset to 0, the equalization filters are returned to the equalization that was in use before the terminal was asserted. In AllPass mode, the bass and treble controls are still functional. This function is frequently used for headphones. When the headphone plug is inserted into its jack, a switched contact in the jack enables the AllPass function. The AllPass function also can be activated by writing a 1 to bit 2 of the analog control register. 4−6 4.12 Main Control Register 1 (01h) The TAS3002 device contains two main control registers: main control register 1 (MCR1) and main control register 2 (MCR2). The MCR1 register contains the bits associated with load speed, SCLK frequency, serial-port mode, and serial-port word length. It is accessed via I2C with the address 01h. MCR1 (01h) Bit Type Default b7 b6 b5 b4 b3 b2 b1 b0 R/W R/W R/W R/W R R R/W R/W 1 X X X X X X X Table 4−2. Main Control Register 1 Description BIT FIELD NAME TYPE 7 FL R/W Fast load 0 = Normal operation mode 1 = Fast -load mode (default) 6 SC R/W SCLK frequency 0 = SCLK is 32 fS. 1 = SCLK is 64 fS. 5−4 E R/W Serial port mode 00 = Left justified 01 = Right justified 10 = I2S 11 = Reserved 3−2 Reserved R 1−0 W R/W DESCRIPTION Reserved Serial port word length 00 = 16-bit 01 = 18-bit 10 = 20-bit 11 = 24-bit 4.13 Main Control Register 2 (43h) The TAS3002 device contains two main control registers: main control register 1 (MCR1) and main control register 2 (MCR2). The MCR2 register contains the bits associated with the AllPass function and the download of bass and treble control information, and it is accessed via I2C with the address 43h. MCR2 (43h) Bit Type Default 7 6 5 4 3 2 1 0 R/W R R R R R R/W R 0 0 0 x x x 0 0 Table 4−3. Main Control Register 2 Description BIT FIELD NAME TYPE 7 Reserved R/W 6−5 Reserved R Reserved. Bits 6 and 5 return 0s when read. 4−2 Reserved R Undefined. 1 DM(1−0) R/W 0 INP R DESCRIPTION 0 = Normal operation (initial condition after reset) 1 = Download bass and treble 0 = Normal operation (initial condition after reset) 1 = AllPass mode (bass and treble are still functional) Reserved. Bit 0 returns 0 when read. 4−7 4−8 5 Filter Processor 5.1 Biquad Block The biquad block consists of seven digital biquad filters per channel organized in a cascade structure, as shown in Figure 5−1. Each of these biquad filters has five downloadable 24-bit (4.20) coefficients. Each stereo channel has independent coefficients. Biquad 0 Biquad 1 ... Biquad 6 Figure 5−1. Biquad Cascade Configuration 5.1.1 Filter Coefficients The filter coefficients for the TAS3002 device are downloaded through the I2C port and loaded into the biquad memory space. Each biquad filter memory space has an independent address. Digital audio data coming into the device is processed by the biquad block and then converted into analog waveforms by the DAC. Alternatively, filters can be loaded by asserting terminals on the GPI port. 5.1.2 Biquad Structure The biquad structure that is used for the parametric equalization filters is as follows: b ) b 1z *1 ) b 2z *2 H(z) + 0 a 0 ) a 1z *1 ) a 2z *2 (1) NOTE: a0 is fixed at value 1 and is not downloadable. The coefficients for these filters are represented in 4.20 format—4 bits for the integer part and 20 bits for the fractional part. In order to transmit them over I2C, it is necessary to separate each coefficient into three bytes. The upper 4 bits of byte 2 comprise the integer part; the lower 4 bytes of byte 2 plus byte 1 and byte 0 comprise the fractional part. The filters can be designed using the automatic loudspeaker equalization program (ALE) or a script running under MatLab named Filtermaker. Both of these tools are available from Texas Instruments. 5−1 5−2 6 I2C Serial Control Interface 6.1 Introduction Control parameters for the TAS3002 device can be loaded from an I2C serial EEPROM by using the TAS3002 master interface mode. If no EEPROM is found, the TAS3002 device becomes a slave device and loads from another I2C master interface. Information loaded into the TAS3002 registers is defined in Appendix A. The I2C bus uses terminals 16 (SDA for data) and 15 (SCL for clock) to communicate between integrated circuits in a system. These devices can be addressed by sending a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same terminals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used to set the high level on the bus. The TAS3002 device operates in standard mode up to 100 kbps with as many devices on the bus as desired up to the capacitance load limit of 400 pF. Furthermore, the TAS3002 device supports a subset of the SMBus protocol. When it is attached to the SMBus, then byte, word, and block transfers are supported. The SMBus NAK function is not supported and care must be taken with the sequence of the instructions sent to the TAS3002 device. Additionally, the TAS3002 device operates in either master or slave mode; therefore, at least one device connected to the I2C bus must operate in master mode. 6.2 I2C Protocol The bus standard uses transitions on SDA while the clock is high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. Figure 6−1 shows these conditions. These start and stop conditions for the I2C bus are required by standard protocol to be generated by the master. The master must also generate the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The slave holds SDA low during acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. After each 8-bit word, an acknowledgment must be transmitted by the receiving device. There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. Figure 6−1 shows a generic data transfer sequence. SDA 7-Bit Slave Address R/ W 7 0 6 1 A 8-Bit Register Data for Address (N) 7 6 1 0 A 8-Bit Register Data for Address (N+1) 7 6 1 A 0 8-Bit Register Data for Address (N+2) 7 6 1 A 0 SCL Start Stop Figure 6−1. Typical I2C Data Transfer Sequence 6−1 Table 6−1 lists the definitions used by the I2C protocol. Table 6−1. I2C Protocol Definitions DEFINITION DESCRIPTION Transmitter The device that sends data Receiver The device that receives data Master The device that initiates a transfer, generates clock signals, and terminates the transfer Slave The device addressed by the master Multimaster More than one master can attempt to control the bus at the same time without corrupting the message. Arbitration Procedure to ensure the message is not corrupted when two masters attempt to control the bus. Synchronization Procedure to synchronize the clock signals of two or more devices 6.3 Operation The 7-bit address for the TAS3002 device is 0110 10X R/W where X is a programmable address bit, set by terminal 7 (CS1). Combining CS1 and the R/W bit, the TAS3002 device can respond to four different I2C addresses (two read and two write). These two addresses are licensed I2C addresses that do not conflict with other licensed I2C audio devices. In addition to the 7-bit device address, subaddresses direct communication to the proper memory location within the device. A complete table of subaddresses and control registers is provided in Appendix A. For example, to change bass to 10-dB gain, Section 6.3.1 shows the data that is written to the I2C port: Table 6−2. I2C Address Byte Table 6.3.1 Start I2C ADDRESS BYTE A6 −A1 CS1 (A0) R/W 68h 011010 0 0 69h 011010 0 1 6Ah 011010 1 0 6Bh 011010 1 1 Write Cycle Example Slave Address R/W FUNCTION A Subaddress A Data Start DESCRIPTION Start condition as defined in I2C Slave address 0110100 (CS1 = 0) R/W 0 (write) A Acknowledgement as defined in I2C (slave) Subaddress (treble control register) 0000 0101 Data (0 dB gain) 0111 0010 Stop Stop condition as defined in I2C A Stop NOTE: Table is for serial data (SDA); serial clock (SCL) is not shown but conditions apply as well. Whenever writing to a subaddress, the correct number of data bytes must follow in order to complete the write cycle. For example, if the volume control register with subaddress 04h is written to, six bytes of data must follow; otherwise, the cycle is incomplete and errors occur. 6−2 TAS3002 I2C Readback Example 6.3.2 The TAS3002 saves in a stack or first-in first-out (FIFO) buffer the last 7 bytes that were sent to it. When an I2C read command is sent to the device (LSB=high), it answers by popping the first byte off the stack. The TAS3002 then expects either a Send Ack command or an I2C Stop command from the host. If a Send Ack command is sent from the host then the TAS3002 pops another byte off the stack. If an I2C Stop is sent then the TAS3002 ends this transaction. The proper sequence for reading is described as follows: I2C Start Send I2C address byte with read bit set to 1 (LSB set equal to 1) Receive Byte 0 Send Ack Receive Byte 1 Send Ack Receive Byte 2 Send Ack Receive Byte 3 Send Ack Receive Byte 4 Send Ack Receive Byte 5 Send Ack Receive Byte 6 (if an ACK is sent after byte 6 it locks up the TAS3002) I2C Stop Where: • I2C Start is a valid I2C Start command. • Receive Byte is a valid I2C command which reads a byte from the TAS3002. • Send Ack is a a valid I2C command that informs the TAS3002 that a byte has been read. • I2C Stop is a valid I2C Stop command. NOTES: 1. The TAS3002 will appear to be locked up, if a Send Ack is issued after the last byte read. It is required to send an I2C Stop command after the last byte and not a Send Ack. 2. The I2C Start and I2C Stop commands are the same for both I2C read and I2C write. 6.3.3 I2C Wait States The TAS3002 device performs interpolation algorithms for its volume and tone controls. If a volume or tone change is sent to the part via I2C, the command sent after the volume or tone (bass and treble) change causes an I2C wait state to occur. This wait state lasts from 41 ms to 231 ms, depending on the system clock rate, the command sent, and, in the case of bass or treble, the amount of the change. Secondly, if a long series of commands is sent to the TAS3002 device, it may occasionally create a short wait state on the order of 150 µs to 300 µs while it loads and processes the commands. When a sample rate of 32 kHz is used, longer wait states can occur, occasionally up to 15 ms. The preferred way to take care of wait states is to use an I2C controller that recognizes wait states. During the wait state period, it stops sending data over I2C. If this function is not available on the system controller, fixed delays can be implemented in the system software to ensure that the controller is not trying to send more data while the TAS3002 device is busy. Sending I2C data while the TAS3002 device is busy causes errors and locks up the device, which must then be reset. 6−3 Table 6−3 gives typical values of the wait states that can be expected with the various functions of the part: Table 6−3. I2C Wait States SYSTEM SAMPLING FREQUENCY Comment 32 kHz 44.1 kHz 48 kHz Volume 62 ms 49 ms 41 ms Not dependent on size of change Bass 231 ms 167 ms 153 ms 0 to −18 dB Treble 231 ms 167 ms 153 ms 0 to −18 dB DRC on 300 µs 300 µs 300 µs Mixer None None None Loudness None None None Equalization 15 ms 190 µs 300 µs Can occur with each filter 6.4 SMBus Operation The TAS3002 device supports a subset of the SMBus protocol. With proper programming techniques, it is possible to use the SMBus to set up the TAS3002 device. 6.4.1 Block Write Protocol The TAS3002 device supports the block write protocol that allows up to 32 bytes to be sent as a block. To send a command using this format, the most significant bit (MSB) of the TAS3002 subaddress must be set high and the subaddress (also with MSB set high) must be programmed into the SMBus command byte. This operation signals the TAS3002 device that the next byte is the SMBus byte-count byte. The next byte after the byte count is then entered into the device as the first byte of data. SMBus Command Byte 6.4.2 68h 8rh xx dd dd dd TAS3002 Address Subaddress (r = subaddress) Byte Count (Don’t Care) Data Data Data Write Byte Protocol The TAS3002 device also supports the SMBus write byte protocol. Writing to the main control register (MCR), bass, and treble registers requires using the byte write protocol. To send a command using this protocol, the most significant bit (MSB) of the TAS3002 subaddress must be set high and the subaddress (also with MSB set high) must be programmed into the SMBus command byte. The next byte after the command byte is then entered into the device as the first byte of data. SMBus Command Byte 6−4 68h 8rh dd TAS3002 Address Subaddress (r = subaddress) Data 6.4.3 Wait States If separate I2C/SMBus commands are sent too frequently, the TAS3002 device can generate a bus wait state. This happens when the device is busy while performing smoothing operations and changing volume, bass, and treble. The wait occurs after the bus acknowledge on the first data byte and can exceed the maximum allowable time allowed according to the SMBus specification (worst case 200 ms). The following is a possible bus wait state scenario: CODE Start 68 84 06 01 00 00 01 00 00 Stop Wait† ACTUAL Start 68 84 06 01 00 00 01 00 00 Stop † If the master does not recognize bus waiting or if the master times out on a long wait, the master must not send consecutive I2C/SMBus commands without a time interval of 200 ms between transactions. 6.4.4 TAS3002 SMBus Readback The TAS3002 device supports a subset of SMBus readback. When an SMBus read command is sent to the device (LSB = high), it answers with the subaddress and the last six bytes written. SMBus Command Byte Byte Count SENT Start 69h xxh 07h Stop RECEIVED Start 07h aah ddh ddh ddh ddh ddh ddh Stop Byte Count Where: xxh aah ddh = Command byte. It is a don’t care because the response contains only the subaddress and the last six bytes of data written to the TAS3002 device. = The last subaddress accessed in the device = Data bytes from the TAS3002 device NOTE: Use read sequence defined in 6.3.2 6−5 6−6 7 Microcontroller Operation The TAS3002 device contains an internal microcontroller programmed by Texas Instruments to perform housekeeping and interface functions. Additionally, it handles I2C communication and general purpose input functions. 7.1 General Description The microcontroller uses a 256fS system clock and can access up to 8K bytes of memory. It interfaces with the digital audio interface I2C master/slave for downloading data and coefficients. It also interfaces with two internal DSPs for transferring coefficients and other information. The TAS3002 coefficients are loaded through I2C in the master or slave mode. Standard audio processing functions (volume, bass, and treble) can be controlled/activated through external switches connected to the six GPI terminals. Upon reset, the internal microcontroller sets all coefficients and audio parameters to the default values. See Section 7.2.2 for default values. If the TAS3002 address is 68h (ADDR_SEL=0), it becomes the bus master device and attempts to load parameters and coefficients from the external EEPROM. If no EEPROM is present, the TAS3002 device remains in its default condition. If addresses other than 68h/69h are set, the TAS3002 device only operates as an I2C slave device. If the microcontroller determines the TAS3002 device has an I2C address of 68h/69h and the EEPROM is present, the microcontroller downloads coefficients from the EEPROM. Once the download is complete, it enables the serial audio in the mode defined by an I2C write to the MCR to transfer data into and out of the device. Before reading the EEPROM, the serial audio port defaults to I2S mode. The TAS3002 device allows the user to update volume, bass, and treble dynamically by an I2C slave command or by a simple GPI input. The GPI can select volume up and down, bass/treble up and down, or digital equalizations. Up to five different equalizations (that is, flat, jazz, rock, voice, etc.) can be stored in the external EEPROM. Also, DRCE, MCR1, MCR2, and loudness contour are enabled and disabled by I2C. When the TAS3002 device operates in the I2C master mode, it echoes changes to all of its functions to other I2C addresses that are defined in its external EEPROM. If no addresses are defined, it does not echo. 7.2 Power-Up/Power-Down Reset 7.2.1 Power-Up Sequence An active low on terminal 6 (RESET) while MCLK is running resets the internal microcontroller and DSPs. RESET synchronizes internally and can be asserted asynchronously or with the simple RC circuit in Figure 7−1. On reset, SCL and SDA go to a high-impedance state. If the I2C address is set to 68h, approximately 400 µs after RESET returns to a 1, the device sends a one-byte query via I2C to look for an EEPROM. If an EEPROM is found, the TAS3002 becomes an I2C master; otherwise, it becomes an I2C slave. When using address 68h in the slave mode, an external master must wait until after the EEPROM query or else bus contention and improper operation occur. I2C address x6Ah does not query the bus for an EEPROM. The address for the EEPROM is A0h. 7.2.2 Reset The TAS3002 device has an asynchronous reset terminal (RESET). This reset is synchronized with various clocks used in this device to generate a synchronous internal reset. Upon reset, the TAS3002 device goes through the following process: • Clears all the RAM memory content 7−1 • Clears all the registers in the circuits • Purges the codec • Selects analog input A (RINA and LINA) and sets the input A active indicator (INPA) low • Initializes the equalization parameters to AllPass filters • Sets the digital audio interface to the I2S 18-bit mode • Sets the bass/treble to 0 dB • Sets the mixer gain to 0 dB SDIN1 and mutes both SDIN2 and analog-in • Sets the volume to –40 dB • Turns off all enhancement features (DRCE, etc.) • Reads the I2C address. If the address is 68h, the device reads its EEPROM. It is possible to load the user-defined bass/treble data and break points (optional). If there is no data, the device loads default bass/treble delta and break points from ROM. • If the address is 6Ah, the device puts the I2C interface in slave mode and waits for input. 7.2.3 Reset Circuit Because the TAS3002 device has an internal power-on reset (POR), in many cases, additional components are not needed to reset the device. It resets internally at approximately 80% of VDD. In the case where the system power supplies are slow in reaching their final voltage or where there is a difference in the time the system power supplies take to become stable, the TAS3002 reset can be delayed by a simple RC circuit. DVDD 10 kΩ TAS3002 6 RESET 0.1 µF DVSS Figure 7−1. TAS3002 Reset Circuit The reset delay for the above circuit can be calculated by the simple equation: trd = 0.8RC + 400 µs Where: trd = The delay before the TAS3002 device comes out of reset C = Value of the capacitance from RESET (pin 6) to DVSS R = Value of the resistance from RESET (pin 6) to DVDD The circuit described in Figure 7−1 delays the start-up of the TAS3002 device approximately 1.2 ms. When it is necessary to control the reset of the TAS3002 device with an external device, such as a microcontroller, RESET (pin 6) can be treated as a logic signal. It then brings the device out of reset when the voltage on RESET reaches VDD/2. 7.2.4 Fast Load Mode While in fast load mode—FL bit (bit 7 of main control register 1) = 0—it is possible to update the parametric equalization without any audio processing delay. The audio processor pauses while the RAM is updated in this mode. 7−2 Bass and treble cannot download in this mode. Mixer1 and Mixer2 registers can download in this mode or normal mode (FL bit = 0). Once the download is complete, the fast load bit must be cleared by writing a 0 into bit 7 of main control register 1 (MCR1). This puts the TAS3002 device into normal mode. 7.2.5 Codec Reset During initialization, the output of the codec is disabled. Throughout reset and initialization, the output of the DAC is muted to prevent extraneous noise being sent to the system output. Data from the ADC and other internal processing is purged so that when reset/initialization is complete, only valid inputs are sent to the system output. 7.3 Power-Down Mode The TAS3002 device has an asynchronous power-down mode. In the power-down mode, the internal control registers and equalization programming of the device are stored in the device. To enter power-down mode: 1. Assert the power-down control signal (1) 2. Set the serial audio input clocks to 0 The TAS3002 device goes into power-down mode. To exit the power-down mode: 1. Assert RESET (logic 0) 2. Restart the serial audio clocks 3. Wait for a delay of 1.0 ms (to allow the PLL to lock) 4. Negate the power-down control signal (logic 0) 5. Negate RESET (logic 1) The device then returns to the state it was in before power down (resumes normal operation). 7−3 7.3.1 Power-Down Timing Sequence PWR_DN RESET MCLK SCLK LRCLK SDATA Power-Down Mode Normal Operation 1 ms Figure 7−2. Power-Down Timing Sequence In power-down mode, the TAS3002 device typically consumes less than 1 mA. 7.4 Test Mode Terminal 9 (TEST) is tied low in normal operation. This function is reserved for factory test and must not be asserted. 7.5 Internal Interface Figure 7−3 shows the flow chart of the interface between the microcontroller and its peripheral blocks. 7.6 GPI Terminal Programming During initialization, the microcontroller fetches a control byte from its EEPROM or receives a command from I2C. 7.6.1 GPI Interface The six GPI terminals are programmed to operate as indicated in Table 7−1. 7−4 Table 7−1. GPI Terminal Programming GPI5 VOL_UP, +1 dB GPI4 GPI3 GPI2 GPI1 x VOL_DN, −1 dB x BASS_UP, +1 dB x BASS_DN, −1 dB x TREB_UP, +1 dB x TREB_DN, −1 dB x Shift 1 x Mute x EQ1 GPI0 x x EQ2 x EQ3 x EQ4 x EQ5 x Shift 2 x x NOTE: x = Logic low Initially (after reset), the TAS3002 GPI is set to control volume, bass, and treble. Simultaneously setting GPI bits 1 and 5 low for 1 second changes the function of the GPI terminals to control mute and equalization. To return to volume, bass, and treble control, simultaneously set GPI terminals 2 and 3 low for 1 second. When a GPI terminal is activated, the TAS3002 device echoes its function over I2C to a TAS3001 device mapped to address 6Ah. Therefore, a system with two audio equalization chips can be implemented without the need for a microcontroller. 7.6.2 GPI Architecture The GPI provides simple but flexible input port to activate the input parameters. Each terminal input is an active logic low. 7−5 Start Power Up Restore Volume and MCR Initialize Default EEPROM Initialize TAS3002 TAS3001 Slave Write Load Parameters and Coefficients to DSP GPI Power Down Volume/Bass/Treble Up/Down Echo to TAS3001 Switch BQ Set Save Volume, Mute Save PWR_DN Stop PLL Stop DRC_OFF DRC Figure 7−3. Internal Interface Flow Chart 7−6 7.7 External EEPROM Memory Maps Table 7−2 through Table 7−5 show the 512-byte and 2048-byte EEPROM memory maps. Table 7−2. 512-Byte EEPROM Memory Map 2.0 Channels ADDRESS BYTE NUMBER 000h 1 Signature (2Ah) FUNCTION 001h 1 ID byte = 0000 0000 002h 1 MCR 003h−00Bh 9 Mixer left gain 00Ch−014h 9 Mixer right gain 015h−01Ah 2 DRC (ratio, threshold, energyα, attackα, decayα) 01Bh 1 Bass 01Ch 1 Treble 01Dh−022h 6 Volume 031h−03Fh 15 Biquad 0 040h−04Eh 15 Biquad 1 04Fh−05Dh 15 Biquad 2 05Eh−06Ch 15 Biquad 3 06Dh−07Bh 15 Biquad 4 07Ch−08Ah 15 Biquad 5 08Bh−099h 15 Biquad 6 09Ah 1 0 dB/bass 09Bh 1 0 dB/treble 09Ch−0A1h 6 Bass break 0A2h−0A7h 6 Treble break 0A8h−110h 105 Bass delta 111h−179h 105 Treble delta 17Ah−17Fh 6 Bass set point 180h−185h 6 Treble set point 186h−194h 15 Biquad 0 195h−1A3h 15 Biquad 1 1A4h−1B2h 15 Biquad 2 1B3h−1C1h 15 Biquad 3 1C2h−1D0h 15 Biquad 4 1D1h−1DFh 15 Biquad 5 1E0h−1EEh 15 Biquad 6 Left channel Right channel NOTE: Bytes are in the same order as they appear in the I2C register map. The EEPROM address is A0h. 7−7 Table 7−3. 512-Byte EEPROM Memory Map 2.1 Channels (with TAS3001) ADDRESS BYTE NUMBER FUNCTION 000h 1 Signature (2Ah) 001h 1 ID byte = 0000 0011 002h 1 MCR 003h−00Bh 9 Mixer left gain 00Ch−014h 9 Mixer right gain 015h−01Ah 6 DRC (ratio, threshold, energyα, attackα, decayα) TAS3002 01Bh 1 Bass 01Ch 1 Treble 01Dh−022h 6 Volume 031h−03Fh 15 Biquad 0 040h−04Eh 15 Biquad 1 04Fh−05Dh 15 Biquad 2 05Eh−06Ch 15 Biquad 3 06Dh−07Bh 15 Biquad 4 07Ch−08Ah 15 Biquad 5 08Bh−099h 15 Biquad 6 09Ah 1 0 dB/bass 09Bh 1 0 dB/treble 09Ch−0A1h 6 Bass break 0A2h−0A7h 6 Treble break 0A8h−110h 105 Bass delta 111h−179h 105 Treble delta 17Ah−17Fh 6 Bass set point 180h−185h 6 Treble set point 186h−194h 15 Biquad 0 195h−1A3h 15 Biquad 1 1A4h−1B2h 15 Biquad 2 1B3h−1C1h 15 Biquad 3 1C2h−1D0h 15 Biquad 4 1D1h−1DFh 15 Biquad 5 1E0h−1EEh 15 TAS3002 right and left channel TAS3001 right and left channel Biquad 6 TAS3001 1EFh 1 MCR 1F0h−1F2h 3 SDIN1 gain 1F3h−1F5h 3 SDIN2 gain 1F6h−1F7h 2 DRC (ratio, threshold, energyα, attackα, decayα) 1F8h 1 Bass 1F9h 1 Treble 1FAh−1FFh 6 Volume NOTE: In this mode, the TAS3002 and the TAS3001 devices both use the same equalization coefficients for their right and left channels. Bytes are in the same order as they appear in the I2C register map. The EEPROM address is A0h. 7−8 Table 7−4. 2048-Byte EEPROM Memory Map—2.0 Speakers With Multiple Equalizations TAS3002 ADDRESS LEFT BIQUAD NUMBER OF BYTES 000h 1 001h 1 002h 1 FUNCTION TAS3002 ADDRESS RIGHT BIQUAD CATEGORY TAS3001 Signature (2Ah) 1 0 0 0 0 0 1 0 MCR 1EFh 003h−00Bh 9/3 Mixer left gain 1F0h−1F2h 00Ch−014h 9/3 Mixer right gain 1F3h−1F5h 015h−019h 6/2 DRC (ratio, threshold, energyα, attackα, decayα) 1F6h−1F7h 01Ah 1 Bass 1F8h 01Bh 1 Treble 1F9h 01Ch−021h 6 031h−03Fh 15 Biquad 0 Volume 3A4h−3B2h 1FAh−1FFh 186h−194h 040h−04Eh 15 Biquad 1 3B3h−3C1h 195h−1A3h 04Fh−05Dh 15 Biquad 2 3C2h−3D0h 1A4h−1B2h 05Eh−06Ch 15 Biquad 3 3D1h−3DFh 1B3h−1C1h 06Dh−07Bh 15 Biquad 4 3E0h−3EEh 1C2h−1D0h 07Ch−08Ah 15 Biquad 5 3EFh−3FDh 1D1h−1DFh 08Bh−099h 15 Biquad 6 3FEh−40Ch 1E0h−1EEh 09Ah−185h 236 200h−20Eh 15 Biquad 0 40Dh−41Bh 5B1h−5BFh Set 0 Bass treble table 20Fh−21Dh 15 Biquad 1 41Ch−42Ah 5C0h−5CEh 21Eh−22Ch 15 Biquad 2 42Bh−439h 5CFh−5DDh 22Dh−23Bh 15 Biquad 3 43Ah−448h 5DEh−5ECh 23Ch−24Ah 15 Biquad 4 449h−457h 5EDh−5FBh 24Bh−259h 15 Biquad 5 458h−466h 5FCh−60Ah 25Ah−268h 15 Biquad 6 467h−475h 60Bh−619h 269h−277h 15 Biquad 0 476h−484h 61Ah−628h 278h−286h 15 Biquad 1 485h−493h 629h−637h 287h−295h 15 Biquad 2 494h−4A2h 638h−646h 296h−2A4h 15 Biquad 3 4A3h−4B1h 647h−655h 2A5h−2B3h 15 Biquad 4 4B2h−4C0h 656h−664h 2B4h−2C2h 15 Biquad 5 4C1h−4CFh 665h−673h 2C3h−2D1h 15 Biquad 6 4D0h−4DEh 674h−682h 2D2h−2E0h 15 Biquad 0 4DFh−4EDh 683h−691h 2E1h−2EFh 15 Biquad 1 4EEh−4FCh 692h−6A0h 2F0h−2FEh 15 Biquad 2 4FDh−50Bh 6A1h−6AFh 2FFh−30Dh 15 Biquad 3 50Ch−51Ah 6B0h−6BEh 30Eh−31Ch 15 Biquad 4 51Bh−529h 6BFh−6CDh 31Dh−32Bh 15 Biquad 5 52Ah−538h 6CEh−6DCh 32Ch−33Ah 15 Biquad 6 539h−547h 6DDh−6EBh 33Bh−349h 15 Biquad 0 548h−556h 6ECh−6FAh 34Ah−358h 15 Biquad 1 557h−565h 6FBh−709h 359h−367h 15 Biquad 2 566h−574h 70Ah−718h 368h−376h 15 Biquad 3 575h−583h 719h−727h 377h−385h 15 Biquad 4 584h−592h 728h−736h 386h−394h 15 Biquad 5 593h−5A1h 737h−745h 395h−3A3h 15 Biquad 6 5A2h−5B0h 746h−754h Set 1 Set 2 Set 3 Set 4 NOTE: Bytes are in the same order as they appear in the I2C register map. The EEPROM address is A0h. 7−9 Table 7−5. 2048-Byte EEPROM Memory Map—2.1 Speakers With Multiple Equalizations TAS3002 ADDRESS NUMBER OF BYTES 000h 1 001h 1 002h 1 FUNCTION TAS3001 ADDRESS LEFT CHANNEL CATEGORY Signature (2Ah) 1 0 0 0 0 0 0 1 MCR 1EFh 003h−00Bh 9/3 Mixer left gain 1F0h−1F2h 00Ch−014h 9/3 Mixer right gain 1F3h−1F5h 015h−019h 6/2 DRC (ratio, threshold, energyα, attackα, decayα) 1F6h−1F7h 01Ah 1 Bass 1F8h 01Bh 1 Treble 1F9h 01Ch−021h 6 031h−03Fh 15 Biquad 0 Volume 186h−194h 1FAh−1FFh 3A4h−3B2h 040h−04Eh 15 Biquad 1 195h−1A3h 3B3h−3C1h 04Fh−05Dh 15 Biquad 2 1A4h−1B2h 3C2h−3D0h 05Eh−06Ch 15 Biquad 3 1B3h−1C1h 3D1h−3DFh 06Dh−07Bh 15 Biquad 4 1C2h−1D0h 3E0h−3EEh 07Ch−08Ah 15 Biquad 5 1D1h−1DFh 3EFh−3FDh 08Bh−099h 15 Biquad 6 1E0h−1EEh 3FEh−40Ch 09Ah−185h 236 200h−20Eh 15 Biquad 0 5B1h−5BFh 40Dh−41Bh Set 0 Bass treble table 20Fh−21Dh 15 Biquad 1 5C0h−5CEh 41Ch−42Ah 21Eh−22Ch 15 Biquad 2 5CFh−5DDh 42Bh−439h 22Dh−23Bh 15 Biquad 3 5DEh−5ECh 43Ah−448h 23Ch−24Ah 15 Biquad 4 5EDh−5FBh 449h−457h 24Bh−259h 15 Biquad 5 5FCh−60Ah 458h−466h 25Ah−268h 15 Biquad 6 60Bh−619h 467h−475h 269h−277h 15 Biquad 0 61Ah−628h 476h−484h 278h−286h 15 Biquad 1 629h−637h 485h−493h 287h−295h 15 Biquad 2 638h−646h 494h−4A2h Set 1 296h−2A4h 15 Biquad 3 647h−655h 4A3h−4B1h 2A5h−2B3h 15 Biquad 4 656h−664h 4B2h−4C0h Set 2 2B4h−2C2h 15 Biquad 5 665h−673h 4C1h−4CFh 2C3h−2D1h 15 Biquad 6 674h−682h 4D0h−4DEh 2D2h−2E0h 15 Biquad 0 683h−691h 4DFh−4EDh 2E1h−2EFh 15 Biquad 1 692h−6A0h 4EEh−4FCh 2F0h−2FEh 15 Biquad 2 6A1h−6AFh 4FDh−50Bh 2FFh−30Dh 15 Biquad 3 6B0h−6BEh 50Ch−51Ah 30Eh−31Ch 15 Biquad 4 6BFh−6CDh 51Bh−529h 31Dh−32Bh 15 Biquad 5 6CEh−6DCh 52Ah−538h 32Ch−33Ah 15 Biquad 6 6DDh−6EBh 539h−547h 33Bh−349h 15 Biquad 0 6ECh−6FAh 548h−556h 34Ah−358h 15 Biquad 1 6FBh−709h 557h−565h 359h−367h 15 Biquad 2 70Ah−718h 566h−574h 368h−376h 15 Biquad 3 719h−727h 575h−583h 377h−385h 15 Biquad 4 728h−736h 584h−592h 386h−394h 15 Biquad 5 737h−745h 593h−5A1h 395h−3A3h 15 Biquad 6 746h−754h 5A2h−5B0h Set 3 Set 4 NOTE: Bytes are in the same order as they appear in the I2C register map. The EEPROM address is A0h. 7−10 TAS3001 ADDRESS RIGHT CHANNEL 8 Electrical Characteristics 8.1 Absolute Maximum Ratings Over Operating Temperature Ranges† Supply voltage range: AVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 3.6 V DVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to 3.6 V Analog input voltage range: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 to AVDD + 0.3 V Digital input voltage range: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 to DVDD + 0.3 V Operating free-air temperature, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C Case temperature for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +122°C Lead temperature from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . + 97.8°C Electrostatic discharge (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2000 V † Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Human body model per Method 3015.2 of MIL-STD-833B. 8.2 Recommended Operating Conditions TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V Voltages at analog inputs and outputs and at AVDD are with respect to ground. MIN NOM Supply voltage, AVDD 3.0 Supply voltage, DVDD 3.0 Supply current, analog Supply current, digital Power dissipation MAX UNIT 3.3 3.6 V 3.3 3.6 V Operating 34 Power down (see Note 2) 88 µA Operating 47 mA Power down (see Note 2) 942 µA Operating 267 mW Power down (see Note 2) mA 3.5 mW MIN MAX UNIT NOTE 2: If the clocks are turned off. 8.3 Static Digital Specifications TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V PARAMETER TEST CONDITIONS VIH VIL High-level input voltage 2.0 3.6 V Low-level input voltage −0.3 0.8 V VOH VOL High-level output voltage Low-level output voltage Input leakage current Output load capacitance IO = −1 mA IO = +4 mA 2.4 −10 V 0.4 V 10 µA 50 pF 8−1 8.4 ADC Digital Filter TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V, fS = 48 kHz, 20-bit I2S mode All terms characterized by frequency are scaled with the chosen sampling frequency, fS. See Figure 8−1 through Figure 8−4 for performance curves of the ADC digital filter. PARAMETER ADC decimation filter (LPF) TEST CONDITIONS Pass band MIN 0.0 dB kHz 80 dB 720 20 Hz to 20 kHz Hz 1.23 degrees Amplitude − dB 0 −50 −100 −150 −200 2 fs 4 fs 6 fs f − Frequency − Hz 8 fs 10 fs 12 fs Figure 8−1. ADC Digital Filter Characteristics 0 −20 −40 −60 −80 −100 0.2 fs 0.4 fs 0.6 fs f − Frequency − Hz 0.8 fs Figure 8−2. ADC Digital Filter Stop-Band Characteristics µs 0.87 50 Amplitude − dB kHz 24.1 Deviation from linear phase 8−2 20.0 Stop band Pass band (−3 dB) 0 UNIT ±0.01 Group delay 0 MAX Pass band ripple Stop band attenuation ADC high-pass filter (HPF) TYP 1 fs 0.008 Amplitude − dB 0.006 0.004 0.002 0 −0.002 0 0.1 fs 0.2 fs 0.3 fs f − Frequency − Hz 0.4 fs 0.5 fs Figure 8−3. ADC Digital Filter Pass-Band Characteristics 0.2 Amplitude − dB 0 −0.2 −0.4 −0.6 −0.8 −1 0 1 fs 2 fs f − Frequency − Hz 3 fs 4 fs Figure 8−4. ADC High-Pass Filter Characteristics 8.5 Analog-to-Digital Converter TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V, fS = 48 kHz, 20-bit I2S mode All terms characterized by frequency are scaled with the chosen sampling frequency, fS. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SNR (EIAJ) A weighted 93 dB Dynamic range −60 dB, 1 kHz 88 dB Signal to (noise + distortion) ratio −1 dB, 1 kHz, 20 Hz to 20 kHz 82 dB Power supply rejection ratio 1 kHz (see Note 3) 50 dB Idle channel tone rejection +110 dB Intermodulation distortion −80 dB −93 dB ADC crosstalk Overall ADC frequency response 20 Hz to 20 kHz ±0.1 Gain error Gain matching dB 5% ±0.02 dB NOTE 3: Measured with a 50-mV peak sine curve. 8−3 8.6 Input Multiplexer TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V, fS = 48 kHz, 20-bit I2S mode PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Input impedance 20 Crosstalk 85 kΩ dB Full-scale input voltage range 1.7 VPP 8.7 DAC Interpolation Filter TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V, fS = 48 kHz, 20-bit I2S mode All terms characterized by frequency are scaled with the normal mode sampling frequency, fS. See Figure 8−5 and Figure 8−6 for performance curves of the DAC digital filter. PARAMETER TEST CONDITIONS Pass band MIN TYP 0.0 Pass-band ripple Stop band Stop-band attenuation 28.8 kHz to 3 MHz 24.1 kHz dB 0 R Amplitude − dB −20 −40 −60 −80 −100 1 fs 3 fs 2 fs f − Frequency − Hz 4 fs 5 fs Figure 8−5. DAC Filter Overall Frequency Characteristics Amplitude − dB 0.1 0.05 0 −0.05 −0.1 0 0.1 fs 0.2 fs 0.3 fs f − Frequency − Hz 0.4 fs 0.5 fs Figure 8−6. DAC Digital Filter Pass-Band Ripple Characteristics 8−4 kHz dB 700 fs/2 UNIT 20.0 ±0.005 75 Group delay 0 MAX µs 8.8 Digital-to-Analog Converter TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V, fS = 48 kHz, input = 0 dB-fS sine wave at 1 kHz PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SNR (EIAJ) A weighted 94 99 dB Dynamic range −60 dB, 1 kHz 92 96 dB Signal to (noise + distortion) ratio 0 dB, 1 kHz, 20 Hz to 20 kHz 83 dB Power supply rejection ratio 1 kHz 50 dB +118 dB Idle channel tone rejection Intermodulation distortion −75 Frequency response −0.5 Deviation from linear phase dB +0.5 dB ±1.4 degree DAC crosstalk −96 dB Jitter tolerance 150 ps Full scale, single-ended, output voltage range 1.9 DC offset −7.0 7.0 VPP mV MAX UNIT 8.9 DAC Output Performance Data TA = 25°C, AVDD = 3.3 V, DVDD = 3.3 V The output load resistance is connected through a dc blocking capacitor. PARAMETER Output load resistance TEST CONDITIONS MIN TYP 10 kΩ Output load capacitance 25 VCOM internal resistance (see Note 4) 1 VCOM output CLOAD 10 VRFILT internal resistance (see Note 5) 1 pF kΩ 100 µF kΩ NOTES: 4. VCOM may vary during power down. 5. VRFILT must never be used as a voltage reference. 8−5 8.10 I2C Serial Port Timing Characteristics MIN MAX UNIT 0 100 kHz f(SCL) t(buf) SCL clock frequency Bus free time between start and stop 4.7 µs t(low) t(high) Low period of SCL clock 4.7 µs High period of SCL clock 4.0 µs th(sta) Hold time repeated start tsu(sta) Setup time repeated start 4.0 4.7 th(dat) Data hold time (See Note 6) tsu(dat) Data setup time tr tf µs 20 µs 0 250 Rise time for SDA and SCL ns 1000 Fall time for SDA and SCL 300 tsu(sto) Setup time for stop condition C(b) Capacitive load for each bus line µs ns ns µs 4.0 400 pF NOTE 6: A device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. P S P SDA Valid th(dat) t(buf) tr SCL tsu(sta) tsu(dat) tsu(sto) Change of Data Allowed Data Line Stable tf th(sta) NOTE: t(low) is measured from the end of tf to the beginning of tr. t(high) is measured from the end of tr to the beginning of tf. Figure 8−7. I2C Bus Timing 8−6 th(sta) 9 System Diagrams Figure 9−1 and Figure 9−2 show the TAS3002 stereo and 2.1-channel applications, respectively. +3.3 VDD Analog In SPDIF or USB EEPROM I2S I2C Clock Select Logic RESET Analog Out TAS3002 Master B-T-V-EQ Switches NOTE: Items such as the PLL network and power supplies are omitted for clarity. Figure 9−1. Stereo Application 9−1 +3.3 VDD Analog In SPDIF or USB EEPROM Echoes Switches on GPIO I2S I2C Clock Select Logic RESET Master Analog Out (To Satellite Amplifiers) TAS3002 SDOUT2 I2S_OUT B-T-V-EQ-Sub Vol L+R Mix I2C Slave I2S PCM1744 TAS3001 Address = 6Ah NOTE: Items such as the PLL network and power supplies are omitted for clarity. Figure 9−2. TAS3002 Device, 2.1 Channels 9−2 Analog Out 10 Mechanical Information The TAS3002 device is packaged in a 48-terminal PFB package. The following illustration shows the mechanical dimensions for the PFB package. PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK 0,27 0,17 0,50 36 0,08 M 25 37 24 48 13 0,13 NOM 1 12 5,50 TYP 7,20 SQ 6,80 9,20 SQ 8,80 Gage Plane 0,25 0,05 MIN 0°−ā 7° 1,05 0,95 Seating Plane 1,20 MAX 0,75 0,45 0,08 4073176 / B 10/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MS-026 10−1 PACKAGE OPTION ADDENDUM www.ti.com 15-Feb-2012 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) TAS3002PFB ACTIVE TQFP PFB 48 1 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TAS3002PFBG4 ACTIVE TQFP PFB 48 1 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TAS3002PFBR ACTIVE TQFP PFB 48 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TAS3002PFBRG4 ACTIVE TQFP PFB 48 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 20-Oct-2010 TAPE AND REEL INFORMATION *All dimensions are nominal Device TAS3002PFBR Package Package Pins Type Drawing TQFP PFB 48 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 1000 330.0 16.4 Pack Materials-Page 1 9.6 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 9.6 1.5 12.0 16.0 Q2 PACKAGE MATERIALS INFORMATION www.ti.com 20-Oct-2010 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TAS3002PFBR TQFP PFB 48 1000 346.0 346.0 33.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated