0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
THVD1500D

THVD1500D

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    SOIC8_150MIL

  • 描述:

    IC TRANSCEIVER HALF 1/1 8SOIC

  • 数据手册
  • 价格&库存
THVD1500D 数据手册
Product Folder Order Now Support & Community Tools & Software Technical Documents THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 THVD1500 500 kbps RS-485 Transceivers With ±8-kV IEC ESD Protection 1 Features 2 Applications • • • • • 1 • • • • • • • • • • Meets or Exceeds the Requirements of the TIA/EIA-485A Standard and the State Grid Corporation of China (SGCC) Part 11 Serial Communication Protocol RS-485 Standard 4.5 V to 5.5 V Supply Voltage Half-Duplex RS-422/RS-485 Bus I/O Protection – ± 16 kV HBM ESD – ± 8 kV IEC 61000-4-2 Contact Discharge – ± 10 kV IEC 61000-4-2 Air Gap Discharge – ± 2 kV IEC 61000-4-4 Fast Transient Burst Extended Industrial Temperature Range: -40°C to 125°C Large Receiver Hysteresis for Noise Rejection Low Power Consumption – Low Standby Supply Current: < 1 µA – Quiescent During Operation: < 660 µA Glitch-Free Power-Up/Down for Hot Plug-in Capability Open, Short, and Idle Bus Failsafe 1/8 Unit Load Options (Up to 256 Bus Nodes) Low EMI 500 kbps Electricity Meters (E-Meters) Inverters HVAC Systems Video Surveillance Systems 3 Description THVD1500 is a robust half-duplex RS-485 transceiver for industrial applications. The bus pins are immune to high levels of IEC Contact Discharge ESD events eliminating need of additional system level protection components. The device operates from a single 5-V supply. The wide common-mode voltage range and low input leakage on bus pins make THVD1500 suitable for multi-point applications over long cable runs. THVD1500 is available in industry standard 8-pin SOIC package for drop-in compatibility. The device is characterized from –40°C to 125°C. Device Information(1) PART NUMBER THVD1500 PACKAGE SOIC (8) BODY SIZE (NOM) 4.90 mm × 3.91 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. Spacer Spacer Spacer Simplified Schematic R RE DE D 1 2 7 3 6 B A 4 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com Table of Contents 1 2 3 4 5 6 7 8 Features .................................................................. Applications ........................................................... Description ............................................................. Revision History..................................................... Pin Configuration and Functions ......................... Specifications......................................................... 1 1 1 2 3 4 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 4 4 5 5 5 6 7 8 Absolute Maximum Ratings ...................................... ESD Ratings ............................................................ Recommended Operating Conditions....................... Thermal Information .................................................. Power Dissipation ..................................................... Electrical Characteristics........................................... Switching Characteristics .......................................... Typical Characteristics .............................................. Parameter Measurement Information ................ 10 Detailed Description ............................................ 13 8.1 Overview ................................................................. 13 8.2 Functional Block Diagrams ..................................... 13 8.3 Feature Description................................................. 13 8.4 Device Functional Modes........................................ 13 9 Application and Implementation ........................ 15 9.1 Application Information........................................ 15 9.2 Typical Application ................................................. 15 10 Power Supply Recommendations ..................... 19 11 Layout................................................................... 20 11.1 Layout Guidelines ................................................. 20 11.2 Layout Example .................................................... 20 12 Device and Documentation Support ................. 21 12.1 12.2 12.3 12.4 12.5 12.6 12.7 Device Support...................................................... Third-Party Products Disclaimer ........................... Receiving Notification of Documentation Updates Community Resources.......................................... Trademarks ........................................................... Electrostatic Discharge Caution ............................ Glossary ................................................................ 21 21 21 21 21 21 21 13 Mechanical, Packaging, and Orderable Information ........................................................... 21 4 Revision History Changes from Original (July 2018) to Revision A Page • Changed the Title From: 300 kbps RS-485 To: 500 kbps RS-485 ........................................................................................ 1 • Changed Feature From: Low EMI 300 kbps To: Low EMI 500 kbps ..................................................................................... 1 • Changed Signaling rate From: 300 kbps To: 500 kbps in the Recommended Operating Condition ..................................... 5 • Changed text From: "data transmission up to 300 kbps" To: "data transmission up to 500 kbps" in the Overview section .................................................................................................................................................................................. 13 2 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 5 Pin Configuration and Functions D Package 8-Pin SOIC Top View R 1 8 VCC RE 2 7 B DE 3 6 A D 4 5 GND Not to scale Pin Functions PIN NAME NO. I/O DESCRIPTION R 1 Digital output Receive data output RE 2 Digital input Receiver enable, active low (internal 2-MΩ pull-up) DE 3 Digital input Driver enable, active high (internal 2-MΩ pull-down) D 4 Digital input Driver data input GND 5 Ground A 6 Bus input/output Bus I/O port, A (complementary to B) B 7 Bus input/output Bus I/O port, B (complementary to A) VCC 8 Power Local device ground 5-V supply Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 3 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT –0.5 7 V –18 18 V –0.3 5.7 Supply voltage VCC Bus voltage Range at any bus pin (A or B) Range at any logic pin (D, DE, or RE) Input voltage Transient pulse voltage range at any bus pin (A or B) through 100 Ω –100 100 Receiver output current IO –24 Junction temperature V 24 mA 170 °C Absolute ambient temperature, TA –55 125 °C Storage temperature, Tstg –65 150 °C (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 6.2 ESD Ratings VALUE V(ESD) Electrostatic discharge Contact Discharge, per IEC 61000-4-2 Pins Bus terminals and GND ±8,000 Air Gap Discharge, per IEC 61000-4-2 Pins Bus terminals and GND ±10,000 Pins Bus terminals and GND ±16,000 All pins except Bus terminals and GND ±4,000 Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) Charged-device model (CDM), per JEDEC specification JESD22C101 (2) Machine model (MM), per JEDEC JESD22-A115-A V(EFT) (1) (2) 4 Electrical fast transient Per IEC 61000-4-4 Pins Bus terminals UNIT V ±1,500 ±400 ±2,000 V JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN VCC Supply voltage VI Input voltage at any bus terminal (1) NOM MAX UNIT 4.5 5.5 V -7 12 V VIH High-level input voltage (Driver, driver enable, and receiver enable inputs) 2 VCC V VIL Low-level input voltage (Driver, driver enable, and receiver enable inputs) 0 0.8 V VID Differential input voltage -12 12 V IO Output current, Driver -60 60 mA IOR Output current, Receiver -8 8 mA RL Differential load resistance 54 1/tUI Signaling rate TA Operating ambient temperature TJ Junction temperature (1) Ω 500 kbps -40 125 °C -40 150 °C The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. 6.4 Thermal Information THVD1500 THERMAL METRIC (1) D (SOIC) UNIT 8 PINS RθJA Junction-to-ambient thermal resistance 130.1 °C/W RθJC(top) Junction-to-case (top) thermal resistance 72.8 °C/W RθJB Junction-to-board thermal resistance 73.6 °C/W ψJT Junction-to-top characterization parameter 25.0 °C/W ψJB Junction-to-board characterization parameter 72.9 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance NA °C/W TJ(TSD) Thermal shut-down temperature 170 °C (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. 6.5 Power Dissipation over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS Unterminated RL = 300 Ω, CL = 50 pF (driver) PD Driver and receiver enabled, VCC = 5.5 V, TJ = 150 °C, RS-422 load RL = 100 Ω, 50% duty cycle square wave at signaling CL = 50 pF (driver) rate RS-485 load RL = 54 Ω, CL = 50 pF (driver) VALUE UNIT 300 kbps 50 mW 300 kbps 110 mW 300 kbps 170 mW Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 5 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com 6.6 Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Driver RL = 60 Ω, -7 V ≤ Vtest ≤ 12 (See Figure 8) 1.5 2 V 2 2.5 V RL = 54 Ω (See Figure 9) 1.5 2 V Δ|VOD| Change in differential output voltage RL = 54 Ω or 100 Ω (See Figure 9) –50 VOC Common-mode output voltage RL = 54 Ω or 100 Ω (See Figure 9) 1 ΔVOC(SS) Steady-state commonmode output voltage RL = 54 Ω or 100 Ω (See Figure 9) –50 VOC(PP) Peak-to-peak commonmode output voltage RL = 54 Ω or 100 Ω (See Figure 9) IOS Short-circuit output current DE = VCC, -7 V ≤ VO ≤ 12 V, or A pin shorted to B pin Bus input current DE = 0 V, VCC = 0 V or 5.5 V RA, RB Bus input impedance VA = -7 V, VB = 12 V and VA = 12 V, VB = -7 V (See Figure 14) VTH+ Positive-going input threshold voltage See (1) –70 –50 mV VTH- Negative-going input threshold voltage –200 –150 See (1) mV VHYS Input hysteresis Driver differential output voltage magnitude |VOD| RL = 100 Ω (See Figure 9) VCC/2 50 mV 3 V 50 mV 450 –100 mV 100 mA 100 µA Receiver II1 VI = 12 V VI = -7 V VOH Output high voltage IOH = -8 mA VOL Output low voltage IOL = 8 mA IOZ Output high-impedance current VO = 0 V or VCC, RE = VCC IOSR Output short-circuit current RE = 0, DE = 0, See Figure 13 Input current (D, DE, RE) 4.5 V ≤ VCC ≤ 5.5 V 75 -97 -70 µA 96 kΩ 20 50 4 VCC 0.3 0.2 mV V 0.4 V 1 µA 95 mA 0 5 µA -1 Logic IIN –5 Supply ICC (1) 6 Driver and receiver enabled RE = 0 V, DE = VCC, No load 440 660 µA Driver enabled, receiver disabled RE = VCC, DE = VCC, No load 295 420 µA Driver disabled, receiver enabled RE = 0 V, DE = 0 V, No load 275 400 µA Driver and receiver disabled RE = VCC, DE = 0 V, D = open, No load 0.1 1 µA Supply current (quiescent) Under any specific conditions, VIT+ is assured to be at least VHYS higher than VIT–. Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 6.7 Switching Characteristics over recommended operating conditions PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 180 250 450 ns 250 350 ns 25 40 ns 70 160 ns 220 400 ns 1.5 3 µs 15 25 ns 70 100 ns 3 7 ns 15 30 ns Driver tr, tf Differential output rise/fall time tPHL, tPLH Propagation delay tSK(P) RL = 54 Ω, CL = 50 pF See Figure 10 Pulse skew, |tPHL – tPLH| tPHZ, tPLZ Disable time tPZH, tPZL Enable time RE = 0 V See Figure 11 and Figure 12 RE = VCC Receiver tr, tf Differential output rise/fall time tPHL, tPLH Propagation delay tSK(P) CL = 15 pF See Figure 15 Pulse skew, |tPHL – tPLH| tPHZ, tPLZ Disable time tPZH(1), tPZL(1), tPZH(2), tPZL(2) Enable time DE = VCC See Figure 16 100 175 ns DE = 0 V See Figure 17 1 4 μs Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 7 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com 6.8 Typical Characteristics 5 5 VO Driver Output Voltage (V) 4.5 VO Driver Differential Output Voltage (V) VOL VOH 4 3.5 3 2.5 2 1.5 1 0.5 0 4 3.5 3 2.5 2 1.5 1 0.5 0 0 20 40 60 IO Driver Output Current (mA) VCC = 5 V 80 0 DE = VCC VCC = 5 V 80 D002 DE = VCC D=0V Figure 2. Driver Differential Output voltage vs Driver Output Current 250 50 VO Driver Rise and Fall Time (ns) 45 40 35 30 25 20 15 10 5 0 0.5 1 1.5 RL = 54 Ω TA = 25°C 2 2.5 3 3.5 4 VCC Supply Voltage (V) 4.5 5 245 240 235 230 225 220 215 -40 0 5.5 -20 0 D003 DE = VCC 20 40 60 Temperature (qC) 80 100 120 D004 D = VCC Figure 3. Driver Output Current vs Supply Voltage Figure 4. Driver Rise or Fall Time vs Temperature 160 48 47.5 158 ICC Supply Current (mA) VO Driver Propagation Delay (ns) 20 40 60 IO Driver Output Current (mA) D001 Figure 1. Driver Output voltage vs Driver Output Current IO Driver Output Current (mA) VOD 4.5 156 154 152 47 46.5 46 45.5 150 -40 -20 0 20 40 60 Temperature (qC) 80 100 120 45 50 100 D005 150 200 Signal Rate (Kbps) 250 300 D006 RL = 54 Ω Figure 5. Driver Propagation Delay vs Temperature 8 Submit Documentation Feedback Figure 6. Supply Current vs Signal Rate Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 Typical Characteristics (continued) 6 Receiver Output R (V) 5 4 3 2 VCM=12V VCM=0V VCM=-7V 1 0 -170 -150 -130 -110 -90 -70 Differential Input Voltage VID (mV) -50 D007 Figure 7. Receiver Output vs Input Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 9 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com 7 Parameter Measurement Information 375 Ÿ Vcc DE A D 0V or Vcc VOD Vtest RL B 375 Ÿ Figure 8. Measurement of Driver Differential Output Voltage With Common-Mode Load A 0V or Vcc A D RL/2 VA B VB VOD RL/2 B CL VOC(PP) VOC ûVOC(SS) VOC Figure 9. Measurement of Driver Differential and Common-Mode Output With RS-485 Load Vcc Vcc DE A D Input Generator VI 50% VI VOD 50 Ÿ 0V tPHL tPLH RL= 54 Ÿ CL= 50 pF 90% 50% 10% B VOD tr tf ~2 V ~ ±2V Figure 10. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays A D S1 Vcc VO 50% VI B DE Input Generator VI RL = 110 Ÿ CL = 50 pF 50 Ÿ 0V tPZH 90% VO VOH 50% ~ ~ 0V tPHZ Figure 11. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load Vcc Vcc A S1 VO B D DE Input Generator RL= 110 Ÿ CL= 50 pF 50% VI 0V tPZL tPLZ § Vcc VO 50 % VI 10% VOL 50 Ÿ Figure 12. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load 10 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 Parameter Measurement Information (continued) VCC RE VCC DE A DI A B RO GND RS-485 GND GND Figure 13. Measurement of Receiver Output Short Circuit Current VCC RE VCC DE A DI B V RO V 12 ( 7) | I Va | | I Vb | R A , RB V GND RS-485 GND GND Figure 14. Measurement of Bus Impedance 3V A Input Generator R VO VI 50 Ÿ 1.5V 0V 50 % VI B 0V tPLH tPHL VOH 90% CL=15 pF 50% RE VOD 10 % tr VOL tf Figure 15. Measurement of Receiver Output Rise and Fall Times and Propagation Delays Vcc Vcc Vcc VI 50 % DE 0V or Vcc 0V A D R B VO 1 kŸ tPZH(1) tPHZ S1 CL=15 pF VO 90 % 50 % tPZL(1) VI 50 Ÿ D at Vcc S1 to GND § 0V RE Input Generator VOH VO tPLZ 50 % VCC D at 0V S1 to Vcc 10 % VOL Figure 16. Measurement of Receiver Enable/Disable Times With Driver Enabled Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 11 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com Parameter Measurement Information (continued) Vcc Vcc VI 50% 0V A V or 1.5V R 1.5 V or 0V B VO RE 1 NŸ tPZH(2) S1 CL=15 pF VOH 50% VO § 0V A at 1.5 V B at 0 V S1 to GND tPZL(2) Input Generator VI 50 Ÿ VCC VO 50% VOL A at 0V B at 1.5V S1 to VCC Figure 17. Measurement of Receiver Enable Times With Driver Disabled 12 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 8 Detailed Description 8.1 Overview The THVD1500 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 500 kbps. 8.2 Functional Block Diagrams VCC R RE A DE B D GND 8.3 Feature Description Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±8 kV (Contact Discharge), ±10 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±2 kV. The THVD1500 provides internal biasing of the receiver input thresholds in combination with large inputthreshold hysteresis. With a positive input threshold of VIT+ = –50 mV and an input hysteresis of VHYS = 50 mV, the receiver output remains logic high under a bus-idle or bus-short conditions without the need for external failsafe biasing resistors. Device operation is specified over a wide temperature range from –40°C to 125°C. 8.4 Device Functional Modes When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as VOD = VA – VB is positive. When D is low, the output states reverse, B turns high, A becomes low, and VOD is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to VCC, thus, when left open while the driver is enabled, output A turns high and B turns low. Table 1. Driver Function Table INPUT ENABLE D DE A OUTPUTS B H H H L Actively drive bus high Actively drive bus low FUNCTION L H L H X L Z Z Driver disabled X OPEN Z Z Driver disabled by default OPEN H H L Actively drive bus high by default When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage defined as VID = VA – VB is positive and higher than the positive input threshold, VIT+, the receiver output, R, turns high. When VID is negative and lower than the negative input threshold, VIT-, the receiver output, R, turns low. If VID is between VIT+ and VIT- the output is indeterminate. When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of VID are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus). Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 13 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com Table 2. Receiver Function Table 14 DIFFERENTIAL INPUT ENABLE OUTPUT VID = VA – VB RE R VIT+ < VID L H Receive valid bus high VIT- < VID < VIT+ L ? Indeterminate bus state FUNCTION VID < VIT- L L Receive valid bus low X H Z Receiver disabled X OPEN Z Receiver disabled by default Open-circuit bus L H Fail-safe high output Short-circuit bus L H Fail-safe high output Idle (terminated) bus L H Fail-safe high output Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 9 Application and Implementation NOTE Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 9.1 Application Information The THVD1500 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes. 9.2 Typical Application An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, RT, whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length. R R RE B DE D R A R A RT RT D A R B A D R RE DE D R RE B DE D B D D R RE DE D Figure 18. Typical RS-485 Network With Half-Duplex Transceivers 9.2.1 Design Requirements RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes. 9.2.1.1 Data Rate and Bus Length There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%. Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 15 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com Typical Application (continued) 9.2.1.2 Stub Length When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1. L(STUB) ≤ 0.1 × tr × v × c where • • • tr is the 10/90 rise time of the driver c is the speed of light (3 × 108 m/s) v is the signal velocity of the cable or trace as a factor of c (1) 9.2.1.3 Bus Loading The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 kΩ. Because the THVD1500 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible. 9.2.1.4 Receiver Failsafe The differential receivers of the THVD1500 are failsafe to invalid bus states caused by the following: • Open bus conditions, such as a disconnected connector • Shorted bus conditions, such as cable damage shorting the twisted-pair together • Idle bus conditions that occur when no driver on the bus is actively driving In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate. Receiver failsafe is accomplished by offsetting the receiver thresholds such that the input indeterminate range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input VID is more positive than 200 mV, and must output a low when VID is more negative than –200 mV. The receiver parameters which determine the failsafe performance are VIT+, VIT–, and VHYS (the separation between VIT+ and VIT–). As shown in the Electrical Characteristics table, differential signals more negative than –200 mV will always cause a low receiver output, and differential signals more positive than 200 mV will always cause a high receiver output. When the differential input signal is close to zero, it is still above the VIT+ threshold, and the receiver output will be high. Only when the differential input is more than VHYS below VIT+ will the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, VHYS, as well as the value of VIT+. 16 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 Typical Application (continued) 9.2.1.5 Transient Protection The bus pins of the THVD1500 transceiver family include on-chip ESD protection against ±16-kV HBM and ±8kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, C(S), and 78% lower discharge resistance, R(D), of the IEC model produce significantly higher discharge currents than the HBM model. R(C) R(D) High-Voltage Pulse Generator 330 Ω (1.5 kΩ) Device Under Test 150 pF (100 pF) C(S) Current (A) 50 M (1 M) 40 35 30 10-kV IEC 25 20 15 10 5 0 0 50 100 10-kV HBM 150 200 250 300 Time (ns) Figure 19. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis) The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients. EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems. Figure 20 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automations. 22 20 18 16 14 12 10 8 6 4 2 0 Pulse Power (MW) Pulse Power (kW) The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems. 0.5-kV Surge 4-kV EFT 10-kV ESD 0 5 10 15 20 25 30 35 40 3.0 2.8 2.6 2.4 2.2 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 6-kV Surge 0.5-kV Surge 0 5 10 15 20 25 30 35 40 Time (µs) Time (µs) Figure 20. Power Comparison of ESD, EFT, and Surge Transients Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 17 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com Typical Application (continued) In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 21 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing. 1000 100 Surge 10 1 Pulse Energy (J) EFT Pulse Train 0.1 0.01 EFT 10-3 10-4 ESD 10-5 10-6 0.5 1 2 4 6 8 10 15 Peak Pulse Voltage (kV) Figure 21. Comparison of Transient Energies 18 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 Typical Application (continued) 9.2.2 Detailed Design Procedure In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. Figure 22 suggest a protection circuit against 1 kV surge (IEC 61000-4-5) transients. Table 3 shows the associated Bill of Materials. 5V 100nF 100nF 10k VCC R1 R RxD MCU/ UART DIR RE A DE B TVS D TxD R2 GND 10k Figure 22. Transient Protection Against ESD, EFT, and Surge Transients for Half-Duplex Devices Table 3. Bill of Materials DEVICE FUNCTION ORDER NUMBER MANUFACTURER XCVR RS-485 transceiver THVD1500 TI 10-Ω, pulse-proof thick-film resistor CRCW0603010RJNEAHP Vishay Bidirectional 400-W transient suppressor CDSOT23-SM712 Bourns R1 R2 TVS 2 V/div 2 V/div 2 V/div 9.2.3 Application Curves Time ± 2 Ps/div Data Rate = 300 Kbps Figure 23. TBD 10 Power Supply Recommendations To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes. Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 19 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com 11 Layout 11.1 Layout Guidelines Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design. 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board. 2. Use VCC and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance. 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device. 4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the VCC pins of transceiver, UART and/or controller ICs on the board. 5. Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize effective via inductance. 6. Use 1-kΩ to 10-kΩ pullup and pulldown resistors for enable lines to limit noise currents in theses lines during transient events. 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up. 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA. 11.2 Layout Example 5 Via to ground C R Via to VCC R 1 JMP 6 4 R MCU 5 6 R THVD1500 TVS 5 Figure 24. Layout Example 20 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 12 Device and Documentation Support 12.1 Device Support 12.2 Third-Party Products Disclaimer TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE. 12.3 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.. 12.4 Community Resources The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers. Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support. 12.5 Trademarks E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners. 12.6 Electrostatic Discharge Caution These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 12.7 Glossary SLYZ022 — TI Glossary. This glossary lists and explains terms, acronyms, and definitions. 13 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 21 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com PACKAGE OUTLINE D0008B SOIC - 1.75 mm max height SCALE 2.800 SOIC C SEATING PLANE .228-.244 TYP [5.80-6.19] A .004 [0.1] C PIN 1 ID AREA 6X .050 [1.27] 8 1 2X .150 [3.81] .189-.197 [4.81-5.00] NOTE 3 4 5 B .150-.157 [3.81-3.98] NOTE 4 8X .012-.020 [0.31-0.51] .010 [0.25] C A B .069 MAX [1.75] .005-.010 TYP [0.13-0.25] SEE DETAIL A .010 [0.25] .004-.010 [ 0.11 -0.25] 0 -8 .016-.050 [0.41-1.27] DETAIL A .041 [1.04] TYPICAL 4221445/B 04/2014 NOTES: 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side. 4. This dimension does not include interlead flash. 5. Reference JEDEC registration MS-012, variation AA. www.ti.com 22 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 THVD1500 www.ti.com SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 EXAMPLE BOARD LAYOUT D0008B SOIC - 1.75 mm max height SOIC 8X (.061 ) [1.55] SEE DETAILS SYMM 8X (.055) [1.4] SEE DETAILS SYMM 1 1 8 8X (.024) [0.6] 8 SYMM 8X (.024) [0.6] 5 4 6X (.050 ) [1.27] SYMM 5 4 6X (.050 ) [1.27] (.213) [5.4] (.217) [5.5] HV / ISOLATION OPTION .162 [4.1] CLEARANCE / CREEPAGE IPC-7351 NOMINAL .150 [3.85] CLEARANCE / CREEPAGE LAND PATTERN EXAMPLE SCALE:6X SOLDER MASK OPENING METAL SOLDER MASK OPENING .0028 MAX [0.07] ALL AROUND METAL .0028 MIN [0.07] ALL AROUND SOLDER MASK DEFINED NON SOLDER MASK DEFINED SOLDER MASK DETAILS 4221445/B 04/2014 NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. www.ti.com Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 23 THVD1500 SLLSEY4A – JULY 2017 – REVISED NOVEMBER 2018 www.ti.com EXAMPLE STENCIL DESIGN D0008B SOIC - 1.75 mm max height SOIC 8X (.061 ) [1.55] 8X (.055) [1.4] SYMM SYMM 1 1 8 8X (.024) [0.6] 6X (.050 ) [1.27] 8 SYMM 8X (.024) [0.6] SYMM 5 4 5 4 6X (.050 ) [1.27] (.217) [5.5] (.213) [5.4] HV / ISOLATION OPTION .162 [4.1] CLEARANCE / CREEPAGE IPC-7351 NOMINAL .150 [3.85] CLEARANCE / CREEPAGE SOLDER PASTE EXAMPLE BASED ON .005 INCH [0.127 MM] THICK STENCIL SCALE:6X 4221445/B 04/2014 NOTES: (continued) 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design. www.ti.com 24 Submit Documentation Feedback Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: THVD1500 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) THVD1500D ACTIVE SOIC D 8 75 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VD1500 THVD1500DR ACTIVE SOIC D 8 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VD1500 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
THVD1500D 价格&库存

很抱歉,暂时无法提供与“THVD1500D”相匹配的价格&库存,您可以联系我们找货

免费人工找货
THVD1500D
  •  国内价格 香港价格
  • 1+9.994001+1.20560
  • 10+8.9794010+1.08320
  • 75+7.0903075+0.85530
  • 300+6.74040300+0.81310
  • 525+5.93580525+0.71600

库存:5856

THVD1500D
  •  国内价格
  • 1+2.27880
  • 10+2.22480
  • 30+2.19240

库存:10