Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
TL1963A-Q1 1.5-A Low-Noise Fast-Transient-Response Low-Dropout Regulator
1 Features
3 Description
•
•
The TL1963A-Q1 device is a low-dropout (LDO)
regulator optimized for fast transient response. The
device can supply 1.5 A of output current with a
dropout voltage of 340 mV. Operating quiescent
current is 1 mA, dropping to less than 1 µA in
shutdown. Quiescent current is well controlled; it does
not rise in dropout as it does with many other
regulators. In addition to fast transient response, the
TL1963A-Q1 regulators have very low output noise,
which makes them ideal for sensitive RF supply
applications.
1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Qualified for Automotive Applications
AEC-Q100 Test Guidance With the Following:
– Device Temperature Grade 1: –40°C to 125°C
Ambient Operating Temperature
– Device HBM ESD Classification Level 2
– Device CDM ESD Classification Level C6
Optimized for Fast Transient Response
Output Current: 1.5 A
Dropout Voltage: 340 mV
Low Noise: 40 µVRMS (10 Hz to 100 kHz)
1-mA Quiescent Current
No Protection Diodes Required
Controlled Quiescent Current in Dropout
Fixed Output Voltages: 1.5 V, 1.8 V, 2.5 V,
and 3.3 V
Adjustable Output Voltage: 1.21 V to 20 V
Less Than 1-µA Quiescent Current in Shutdown
Stable With 10-µF Output Capacitor
Stable With Ceramic Capacitors
Reverse-Battery Protection
No Reverse Current
Thermal Limiting
Output voltage range is from 1.21 V to 20 V. The
TL1963A-Q1 regulators are stable with output
capacitors as low as 10 µF. Small ceramic capacitors
can be used without the necessary addition of ESR,
as is common with other regulators. Internal
protection
circuitry
includes
reverse-battery
protection, current limiting, thermal limiting, and
reverse-current protection. The devices are available
in fixed output voltages of 1.5 V, 1.8 V, 2.5 V, and
3.3 V, and as an adjustable device with a 1.21-V
reference voltage. The TL1963A-Q1 regulators are
available in the 5-pin TO-263 (KTT) package.
Device Information(1)
PART NUMBER
TL1963A-Q1
BODY SIZE (NOM)
10.16 mm × 8.42 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
2 Applications
•
•
PACKAGE
TO-263 (5)
3.3-V to 2.5-V Logic Power Supplies
Post Regulator for Switching Supplies
Simplified Schematic
+
VIN = 5 V
-
IN
2.5 V at 1 A
OUT
C1
10 µF
TL1963A-Q1
SHDN
ADJ
GND
R2
4.22 NŸ
C2
10 µF
R1
4.0 NŸ
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 12
7.1 Overview ................................................................. 12
7.2 Functional Block Diagram ....................................... 12
7.3 Feature Description................................................. 12
7.4 Device Functional Modes........................................ 14
8
Application and Implementation ........................ 15
8.1 Application Information............................................ 15
8.2 Typical Application .................................................. 15
9 Power Supply Recommendations...................... 20
10 Layout................................................................... 20
10.1 Layout Guidelines ................................................. 20
10.2 Layout Example .................................................... 21
10.3 Calculating Junction Temperature ........................ 21
11 Device and Documentation Support ................. 22
11.1
11.2
11.3
11.4
11.5
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
22
22
22
22
22
12 Mechanical, Packaging, and Orderable
Information ........................................................... 22
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (April 2010) to Revision A
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section .................................................................................................. 1
•
Deleted Ordering Information table, see POA at the end of the data sheet........................................................................... 1
•
Added AEC-Q100 Test Guidance bullets to Features............................................................................................................ 1
•
Changed RθJA from 26.5°C/W : to 22.8°C/W ......................................................................................................................... 4
•
Changed RθJC(top) from 24.1°C/W : to 36.5°C/W .................................................................................................................... 4
•
Changed RθJC(bot) from 0.38°C/W : to 1.1°C/W ...................................................................................................................... 4
•
Changed x-axis on Line Transient Response graph from TBD µs/div to 500 µs/div ........................................................... 11
2
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
5 Pin Configuration and Functions
KTT Package
5-Pin TO-263
Top View
Not to scale
Thermal
1
2
3
4
5
SHDN
IN
GND
OUT
ADJ/SENSE
Pad
Pin Functions
PIN
NO.
1
NAME
SHDN
I/O
DESCRIPTION
I
Shutdown – The SHDN pin is used to put the TL1963A-Q1 regulators into a low-power shutdown state.
The output is off when the SHDN pin is pulled low. The SHDN pin can be driven either by 5-V logic or
open-collector logic with a pullup resistor. The pullup resistor is required to supply the pullup current of
the open-collector gate, normally several microamperes, and the SHDN pin current, typically 3 µA. If
unused, the SHDN pin must be connected to VIN. The device is in the low-power shutdown state if the
SHDN pin is not connected.
Input – Power is supplied to the device through the IN pin. A bypass capacitor is required on this pin if
the device is more than six inches away from the main input filter capacitor. In general, the output
impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in batterypowered circuits. A bypass capacitor (ceramic) in the range of 1 µF to 10 µF is sufficient. The TL1963AQ1 regulators are designed to withstand reverse voltages on the IN pin with respect to ground and the
OUT pin. In the case of a reverse input, which can happen if a battery is plugged in backwards, the
device acts as if there is a diode in series with its input. There is no reverse current flow into the
regulator, and no reverse voltage appears at the load. The device protects both itself and the load.
2
IN
I
3
GND
—
Ground
4
OUT
O
Output – The output supplies power to the load. A minimum output capacitor (ceramic) of 10 µF is
required to prevent oscillations. Larger output capacitors are required for applications with large
transient loads to limit peak voltage transients.
Adjust – For the adjustable TL1963A-Q1, this is the input to the error amplifier. This pin is clamped
internally to ±7 V. It has a bias current of 3 µA that flows into the pin. The ADJ pin voltage is 1.21 V
referenced to ground, and the output voltage range is 1.21 V to 20 V.
Sense – For fixed voltage versions of the TL1963A-Q1 (TL1963A-Q1-1.5, TL1963A-Q1-1.8, TL1963AQ1-2.5, and TL1963A-Q1-3.3), the SENSE pin is the input to the error amplifier. Optimum regulation is
obtained at the point where the SENSE pin is connected to the OUT pin of the regulator. In critical
applications, small voltage drops are caused by the resistance (RP) of printed-circuit traces between the
regulator and the load. These may be eliminated by connecting the SENSE pin to the output at the load.
Note that the voltage drop across the external printed-circuit traces adds to the dropout voltage of the
regulator. The SENSE pin bias current is 600 µA at the rated output voltage. The SENSE pin can be
pulled below ground (as in a dual supply system in which the regulator load is returned to a negative
supply) and still allow the device to start and operate.
5
ADJ/SENSE
I
–
Thermal Pad
—
For the KTT package, the exposed thermal pad is connected to ground and must be soldered to the
PCB for rated thermal performance.
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
3
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
Input voltage, VIN
MIN
MAX
IN
–20
20
OUT
–20
20
Input-to-output differential (2)
–20
20
SENSE
–20
20
ADJ
–7
7
SHDN
–20
20
Output short-circuit duration, tshort
UNIT
V
Indefinite
Operating junction temperature, TJ
–40
125
°C
Storage temperature, Tstg
–65
150
°C
(1)
(2)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Absolute maximum input-to-output differential voltage cannot be achieved with all combinations of rated IN pin and OUT pin voltages.
With the IN pin at 20 V, the OUT pin may not be pulled below 0 V. The total measured voltage from IN to OUT cannot exceed ±20 V.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
VIN
Input voltage
VIH
SHDN high-level input voltage
VIL
SHDN low-level input voltage
TJ
Operating junction temperature
MIN
MAX
VOUT + VDO
20
UNIT
V
2
20
V
0.25
V
125
°C
–40
6.4 Thermal Information
TL1963A-Q1
THERMAL METRIC (1)
KTT (TO-263)
UNIT
5 PINS
RθJA
Junction-to-ambient thermal resistance
22.8
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
36.5
°C/W
RθJB
Junction-to-board thermal resistance
6.8
°C/W
ψJT
Junction-to-top characterization parameter
3.2
°C/W
ψJB
Junction-to-board characterization parameter
6.8
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
1.1
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
6.5 Electrical Characteristics
Over operating temperature range TJ = –40°C to 125°C (unless otherwise noted) (1)
PARAMETER
Minimum input voltage (3) (4)
VIN
1.9
ILOAD = 1.5 A, TJ = –40°C to 125°C
2.1
2.5
VIN = 2.21 V, ILOAD = 1 mA, TJ = 25°C
1.477
1.5
1.523
VIN = 2.5 V to 20 V,
ILOAD = 1 mA to 1.5 A,
TJ = –40°C to 125°C
1.447
1.5
1.545
VIN = 2.3 V, ILOAD = 1 mA, TJ = 25°C
1.773
1.8
1.827
VIN = 2.8 V to 20 V,
ILOAD = 1 mA to 1.5 A,
TJ = –40°C to 125°C
1.737
1.8
1.854
VIN = 3 V, ILOAD = 1 mA, TJ = 25°C
2.462
2.5
2.538
VIN = 3.5 V to 20 V,
ILOAD = 1 mA to 1.5 A,
TJ = –40°C to 125°C
2.412
2.5
2.575
3.25
3.3
3.35
3.2
3.3
3.4
VIN = 2.21 V, ILOAD = 1 mA, TJ = 25°C
1.192
1.21
1.228
VIN = 2.5 V to 20 V,
ILOAD = 1 mA to 1.5 A,
TJ = –40°C to 125°C
1.174
1.21
1.246
2
6
2.5
7
3
10
TL1963A-Q1-3.3, ΔVIN = 3.8 V to 20 V,
ILOAD = 1 mA, TJ = –40°C to 125°C
3.5
10
TL1963A-Q1 (3), ΔVIN = 2.21 V to 20 V,
ILOAD = 1 mA, TJ = –40°C to 125°C
1.5
5
2
9
TL1963A-Q1-1.8
Regulated output voltage
(5)
TL1963A-Q1-2.5
VIN = 3.8 V, ILOAD = 1 mA, TJ = 25°C
TL1963A-Q1-3.3
VADJ
ADJ pin voltage (3) (5)
TL1963A-Q1
VIN = 4.3 V to 20 V,
ILOAD = 1 mA to 1.5 A,
TJ = –40°C to 125°C
TL1963A-Q1-1.5, ΔVIN = 2.21 V to 20 V,
ILOAD = 1 mA, TJ = –40°C to 125°C
TL1963A-Q1-1.8, ΔVIN = 2.3 V to 20 V,
ILOAD = 1 mA, TJ = –40°C to 125°C
Line regulation
Load regulation
TL1963A-Q1-2.5, ΔVIN = 3 V to 20 V,
ILOAD = 1 mA, TJ = –40°C to 125°C
TL1963A-Q1-1.5, VIN = 2.5 V,
ΔILOAD = 1 mA to 1.5 A
TJ = 25°C
TL1963A-Q1-1.8, VIN = 2.8 V,
ΔILOAD = 1 mA to 1.5 A
TJ = 25°C
TL1963A-Q1-2.5, VIN = 3.5 V,
ΔILOAD = 1 mA to 1.5 A
TJ = 25°C
TL1963A-Q1-3.3, VIN = 4.3 V,
ΔILOAD = 1 mA to 1.5 A
TJ = 25°C
(3)
TL1963A-Q1 , VIN = 2.5 V,
ΔILOAD = 1 mA to 1.5 A
(1)
(2)
(3)
(4)
(5)
MAX
ILOAD = 0.5 A, TJ = 25°C
TL1963A-Q1-1.5
VOUT
MIN TYP (2)
TEST CONDITIONS
TJ = –40°C to 125°C
TJ = –40°C to 125°C
V
V
mV
10
20
2.5
TJ = –40°C to 125°C
15
30
3
TJ = –40°C to 125°C
mV
20
70
2
TJ = –40°C to 125°C
V
18
2
TJ = 25°C
UNIT
8
18
The TL1963A-Q1 regulators are tested and specified under pulse load conditions such that TJ ≈ TA. The TL1963A-Q1 is fully tested at
TA = 25°C. Performance at –40°C and 125°C is specified by design, characterization, and correlation with statistical process controls.
Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the
application and configuration and may vary over time. Typical values are not ensured on production material.
The TL1963A-Q1 (adjustable version) is tested and specified for these conditions with the ADJ pin connected to the OUT pin.
For the TL1963A-Q1, TL1963A-Q1-1.5 and TL1963A-Q1-1.8, dropout voltages are limited by the minimum input voltage specification
under some output voltage and load conditions.
Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all
possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be
limited. When operating at maximum output current, the input voltage range must be limited.
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
5
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
Electrical Characteristics (continued)
Over operating temperature range TJ = –40°C to 125°C (unless otherwise noted)(1)
PARAMETER
TEST CONDITIONS
ILOAD = 1 mA
VDROPOUT
Dropout voltage (4) (6) (7)
VIN = VOUT(NOMINAL)
ILOAD = 100 mA
ILOAD = 500 mA
ILOAD = 1.5 A
IGND
eN
IADJ
GND pin current (7) (8)
VIN = VOUT(NOMINAL) + 1
Output voltage noise
ADJ pin bias current
(3) (9)
Shutdown threshold
ISHDN
SHDN pin current
IRO
Reverse output current (10)
0.1
0.17
0.22
TJ = 25°C
0.19
TJ = –40°C to 125°C
0.27
0.34
TJ = –40°C to 125°C
0.45
0.55
ILOAD = 0 mA, TJ = –40°C to 125°C
1
1.5
ILOAD = 1 mA, TJ = –40°C to 125°C
1.1
1.6
ILOAD = 100 mA, TJ = –40°C to 125°C
3.8
5.5
ILOAD = 500 mA, TJ = –40°C to 125°C
15
25
ILOAD = 1.5 A, TJ = –40°C to 125°C
80
120
COUT = 10 µF, ILOAD = 1.5 A, BW = 10 Hz to 100 kHz,
TJ = 25°C
40
TJ = 25°C
VOUT = OFF to ON, TJ = –40°C to 125°C
0.25
V SHDN = 0 V, TJ = 25°C
V SHDN = 20 V, TJ = 25°C
55
VIN = 7 V, VOUT = 0 V, TJ = 25°C
3
10
0.9
2
0.75
0.01
1
3
30
0.01
1
63
µA
V
µA
µA
dB
A
1.6
VIN = –20 V, VOUT = 0 V, TJ = –40°C to 125°C
mA
µVRMS
2
VIN = VOUT(NOMINAL) + 1, TJ = –40°C to 125°C
V
0.35
TJ = 25°C
VOUT = ON to OFF, TJ = –40°C to 125°C
UNIT
0.1
TJ = –40°C to 125°C
VIN – VOUT = 1.5 V (avg), VRIPPLE = 0.5 VP-P,
fRIPPLE = 120 Hz, ILOAD = 0.75 A, TJ = 25°C
Input reverse leakage
current
0.06
TJ = 25°C
Ripple rejection
IIL
0.02
TJ = –40°C to 125°C
VIN = 6 V, V SHDN = 0 V, TJ = 25°C
Current limit
MAX
TJ = 25°C
Quiescent current in
shutdown
ILIMIT
MIN TYP (2)
1
TL1963A-Q1-1.5, VOUT = 1.5 V, VIN < 1.5 V, TJ = 25°C
600
1200
TL1963A-Q1-1.8, VOUT = 1.8 V, VIN < 1.8 V, TJ = 25°C
600
1200
TL1963A-Q1-2.5, VOUT = 2.5 V, VIN < 2.5 V, TJ = 25°C
600
1200
TL1963A-Q1-3.3, VOUT = 3.3 V, VIN < 3.3 V, TJ = 25°C
600
1200
TL1963A-Q1, VOUT = 1.21 V, VIN < 1.21 V, TJ = 25°C
300
600
mA
µA
(6)
Dropout voltage is the minimum input to output voltage differential required to maintain regulation at a specified output current. In
dropout, the output voltage is equal to: VIN – VDROPOUT.
(7) To satisfy requirements for minimum input voltage, the TL1963A-Q1 (adjustable version) is tested and specified for these conditions with
an external resistor divider (two 4.12-kΩ resistors) for an output voltage of 2.4 V. The external resistor divider adds a 300-mA DC load
on the output.
(8) GND pin current is tested with VIN = (VOUT(NOMINAL) + 1 V) and a current source load. The GND pin current decreases at higher input
voltages.
(9) ADJ pin bias current flows into the ADJ pin.
(10) Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the
OUT pin and out the GND pin.
6
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
6.6 Typical Characteristics
480
500
450
IOUT = 1.5 A
400
Dropout Voltage – mV
Dropout Voltage – mV
360
350
TA = 125°C
300
250
200
TA = 25°C
150
240
IOUT = 0.5 A
IOUT = 100 mA
120
100
50
IOUT = 1 mA
0
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0
-50
1.6
-25
0
50
75
100
125
Figure 2. Dropout Voltage vs Temperature
Figure 1. Dropout Voltage vs Output Current
1.5
1.84
VIN = 6 V
1.4
1.3
VOUT Fixed 1.8 V
1.83
IOUT = 0 A
IOUT = 1 mA
VSHDN = VIN
1.82
1.2
1.1
Output Voltage – V
Quiescent Current – mA
25
TA – Free-Air Temperature – °C
Output Current – A
TL1963A-3.3
VOUT
Fixed 3.3 V
1
0.9
TL1963A
(Adjustable)
VOUT Adjustable
0.8
1.81
1.8
1.79
1.78
0.7
1.77
0.6
0.5
-50
1.76
-25
0
25
50
75
100
125
-50
Figure 3. Quiescent Current vs Temperature
0
25
50
75
100
125
Figure 4. Output Voltage vs Temperature
2.58
3.38
VOUT Fixed 2.5 V
2.56
VOUT Fixed 3.3 V
3.36
IOUT = 1 mA
IOUT = 1 mA
3.34
Output Voltage – V
2.54
Output Voltage – V
-25
TA – Free-Air Temperature – °C
TA – Free-Air Temperature – °C
2.52
2.5
2.48
3.32
3.3
3.28
2.46
3.26
2.44
3.24
2.42
-50
3.22
-25
0
25
50
75
100
125
-50
-25
0
25
50
75
100
125
TA – Free-Air Temperature – °C
TA – Free-Air Temperature – °C
Figure 5. Output Voltage vs Temperature
Figure 6. Output Voltage vs Temperature
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
7
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
Typical Characteristics (continued)
1.23
1.2
1.225
IOUT = 1 mA
ROUT = 4.3 k
1
VSHDN = VIN
VIN = 6 V
Quiescent Current – mA
1.22
Output Voltage – V
TJ = 25°C
VOUT Adjustable
1.215
1.21
1.205
VOUT Adjustable
0.8
0.6
0.4
1.2
0.2
1.195
1.19
-50
0
-25
0
25
50
75
100
125
0
2
4
6
TA – Free-Air Temperature – °C
Figure 7. Output Voltage vs Temperature
10
12
14
16
18
20
Figure 8. Quiescent Current vs Input Voltage
10
100
TJ = 25°C
90
TJ = 25°C
VSHDN = VIN
VSHDN = VIN
VOUT Adjustable
80
VOUT Adjustable
8
VOUT = 1.21 V
VOUT = 1.21 V
70
60
Ground Current – mA
Ground Current – mA
8
Input Voltage – V
IOUT = 1.5 A
50
40
IOUT = 1 A
30
6
IOUT = 300 mA
4
IOUT = 100 mA
20
2
IOUT = 0.5 A
10
IOUT = 10 mA
0
0
0
1
2
3
4
5
6
7
8
9
10
0
1
2
3
4
Input Voltage – V
5
6
7
8
9
10
Input Voltage – V
Figure 9. Ground Current vs Input Voltage
Figure 10. Ground Current vs Input Voltage
40
120
TJ = 25°C
TJ = 25°C
VSHDN = VIN
35
VSHDN = VIN
100
VOUT Fixed 3.3 V
VOUT Fixed 3.3 V
Ground Current – mA
Ground Current – mA
30
25
IOUT = 300 mA
20
IOUT = 100 mA
15
IOUT = 10 mA
80
IOUT = 1.5 A
60
40
IOUT = 1 A
10
20
IOUT = 0.5 A
5
0
0
0
1
2
3
4
5
6
7
8
9
10
0
Figure 11. Ground Current vs Input Voltage
8
1
2
3
4
5
6
7
8
9
10
Input Voltage – V
Input Voltage – V
Figure 12. Ground Current vs Input Voltage
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
Typical Characteristics (continued)
80
1
VIN = VOUT(nom) + 1
SHDN Input Current (PA)
Ground Current – mA
70
60
50
40
30
0.75
0.5
0.25
20
10
0
-50
-25
0
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0
25
50
75
Free-Air Temperature (qC)
100
125
D011
1.6
Output Current – A
Figure 14. SHDN Input Current vs Temperature
2.5
1
2.25
0.9
2
0.8
SHDN Input Voltage (V)
SHDN Input Current (PA)
Figure 13. Ground Current vs Output Current
1.75
1.5
1.25
1
0.75
0.7
0.6
0.5
0.4
0.3
0.5
0.2
0.25
0.1
0
-50
0
0
2
4
6
8
10
12
14
SHDN Input Voltage (V)
16
18
20
Figure 15. SHDN Input Current
vs SHDN Input Voltage
5
0.9
4.5
100
125
D013
4
ADJ Bias Current (PA)
0.8
SHDN Input Voltage (V)
0
25
50
75
Free-Air Temperature (qC)
Figure 16. SHDN Threshold (OFF to ON)
vs Temperature
1
0.7
0.6
0.5
0.4
0.3
3.5
3
2.5
2
1.5
0.2
1
0.1
0.5
0
-50
-25
D012
-25
0
25
50
75
Free-Air Temperature (qC)
100
125
0
-50
-25
D014
Figure 17. SHDN Threshold (ON to OFF)
vs Temperature
0
25
50
75
Free-Air Temperature (qC)
100
125
D015
Figure 18. ADJ Bias Current vs Temperature
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
9
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
Typical Characteristics (continued)
5
3.5
TA = -40qC
TA = 25qC
TA = 125qC
4
2.5
Current Limit (A)
Current Limit (A)
3
2
1.5
3
2
1
1
0.5
0
0
2
4
6
8
10
12
14
16
Input/Output Differential Voltage (V)
18
20
0
-50
-25
Figure 19. Current Limit
vs Input/Output Differential Voltage
100
125
D017
Figure 20. Current Limit vs Temperature
12
1000
TJ = 25°C
10
VIN = 0 V
VIN = 0 V
Current flows into OUT pin
Reverse Output Current – µA
Reverse Output Current – mA
0
25
50
75
Free-Air Temperature (qC)
D016
8
VOUT(Adjustable)
Adjustable
TL1963A
VOUT =VVOUT
ADJ = VADJ
6
4
2
800
600
VOUT
Fixed 3.3V
TL1963A-3.3
VOUT= =3.3
3.3VV
VOUT
400
V
OUT Adjustable
TL1963A
(Adjustable)
VOUT
OUT =
V
= 1.21
1.21 VV
200
0
TL1963A-3.3
VOUT
Fixed 3.3 V
V VOUT= =VVFB
OUT
FB
-2
0
2
4
6
8
0
-50
10
-25
Output Voltage – V
0
25
50
75
100
125
TA – Free-Air Temperature – °C
Figure 21. Reverse Output Current
vs Output Voltage
Figure 22. Reverse Output Current vs Temperature
20
80
IOUT = 1.5 A
15
70
Load Regulation – mV
Ripple Rejection (dB)
10
60
50
40
30
20
10
0
10
TL1963A
VOUT(Adjustable)
Adjustable
5
0
-5
-10
TL1963A-1.8
VOUT
Fixed 1.8 V
-15
TL1963A-2.5
VOUT
Fixed 2.5 V
-20
-25
TL1963A-3.3
VOUT
Fixed 3.3 V
-30
100
1k
10k
Frequency (Hz)
100k
1M
D010
-35
-50
-25
0
25
50
75
100
125
TA – Free-Air Temperature – °C
Figure 23. Ripple Rejection vs Frequency
10
Figure 24. Load Regulation vs Temperature
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
Typical Characteristics (continued)
1
Change in
Output Voltage
Output Noise
Hz
Output
NoiseVoltage
Voltage––µV/
µVÖRMS
10(ceramic)
µF
COUTC=OUT
10=µF
IOUT =IOUT
1.5=A1.5 A
TL1963A-3.3
V
OUT Fixed 3.3 V
Load Current
0.1
TL1963A
(Adjustable)
VOUT Adjustable
0.01
20 mV
VOUT
0 mV
-20 mV
1.5 A
IOUT
10 mA
500 μs/div
10
100
1k
Frequency - Hz
10k
100k
Figure 25. Output Noise Voltage vs Frequency
Figure 26. Load Transient Response
VOUT
0 mV
4.3 V
-20 mV
5 mV
1.5 A
IOUT
VOUT
10 mA
Change in
Output Voltage
Load Current
Change in
Output Voltage
5.3 V
20 mV
Input Voltage
VIN
-5 mV
500 μs/div
500 μs/div
Figure 27. Load Transient Response
Figure 28. Line Transient Response
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
11
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
7 Detailed Description
7.1 Overview
The TL1963A-Q1 series are 1.5-A LDO regulators optimized for fast transient response. The devices are capable
of supplying 1.5 A at a dropout voltage of 340 mV. The low operating quiescent current (1 mA) drops to less than
1 µA in shutdown. In addition to the low quiescent current, the TL1963A-Q1 regulators incorporate several
protection features which make them ideal for use in battery-powered systems. The devices are protected
against both reverse input and reverse output voltages. In battery-backup applications where the output can be
held up by a backup battery when the input is pulled to ground, the TL1963A-Q1 acts as if it has a diode in
series with its output and prevents reverse current flow. Additionally, in dual-supply applications where the
regulator load is returned to a negative supply, the output can be pulled below ground by as much as 20 V and
still allow the device to start and operate.
7.2 Functional Block Diagram
IN
Reverse
Current
Protection
Pass
Element
SHDN
Current
Limit
OUT
Error Amplifier
+
±
Thermal
Overload
SENSE/ADJ
+
Voltage Reference
Reverse
Voltage
Protection
-
GND
Copyright © 2016, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Adjustable Operation
The adjustable version of the TL1963A-Q1 has an output voltage range of 1.21 V to 20 V. The output voltage is
set by the ratio of two external resistors as shown in Figure 29. The device maintains the voltage at the ADJ pin
at 1.21 V referenced to ground. The current in R1 is then equal to 1.21 V / R1, and the current in R2 is the
current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 3 µA at 25°C, flows through R2 into the
ADJ pin. The output voltage can be calculated using the formula shown in Figure 29. The value of R1 must be
less than 4.17 kΩ to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in
shutdown the output is turned off, and the divider current is zero.
V OUT
OUT
IN
TL1963A-Q1
R2
VIN
ADJ
GND
R1
§ R2 ·
1.21 V ¨ 1
(IADJ)(R 2)
R1 ¸¹
©
VADJ 1.21 V
IADJ 3 PA at 25q
Output range 1.21 V to 20 V
VOUT
Figure 29. Adjustable Operation
12
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
Feature Description (continued)
The adjustable device is tested and specified with the ADJ pin tied to the OUT pin for an output voltage of
1.21 V. Specifications for output voltages greater than 1.21 V are proportional to the ratio of the desired output
voltage to 1.21 V: VOUT/1.21 V. For example, load regulation for an output current change of 1 mA to 1.5 A is
–3 mV (typical) at VOUT = 1.21 V. At VOUT = 5 V, load regulation is calculated with Equation 1.
(5 V/1.21 V)(–3 mV) = –12.4 mV
(1)
7.3.2 Output Capacitance and Transient Response
The TL1963A-Q1 regulators are designed to be stable with a wide range of output capacitors. The ESR of the
output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 10 µF with
an ESR of 3 Ω or less is recommended to prevent oscillations. Larger values of output capacitance can decrease
the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors,
used to decouple individual components powered by the TL1963A-Q1, increase the effective output capacitor
value.
Carefully consider the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of
dielectrics, each with different behavior over temperature and applied voltage. The most common dielectrics used
are Z5U, Y5V, X5R, and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small
package, but exhibit strong voltage and temperature coefficients. When used with a 5-V regulator, a 10-µF Y5V
capacitor can exhibit an effective value as low as 1 µF to 2 µF over the operating temperature range. The X5R
and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor.
The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher
values.
Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a
piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress,
similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be
induced by vibrations in the system or thermal transients.
7.3.3 Overload Recovery
Like many IC power regulators, the TL1963A-Q1 has safe operating area protection. The safe area protection
decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe
operating region for all values of input-to-output voltage. The protection is designed to provide some output
current at all values of input-to-output voltage up to the device breakdown.
When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to
start up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage
differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem
can occur wherein removal of an output short does not allow the output voltage to recover. Other regulators also
exhibit this phenomenon, so it is not unique to the TL1963A-Q1.
The problem occurs with a heavy output load when the input voltage is high and the output voltage is low.
Common situations are immediately after the removal of a short circuit or when the shutdown pin is pulled high
after the input voltage has already been turned on. The load line for such a load may intersect the output current
curve at two points. If this happens, there are two stable output operating points for the regulator. With this
double intersection, the input power supply may require cycling down to zero and being brought up again to
make the output recover.
7.3.4 Output Voltage Noise
The TL1963A-Q1 regulators have been designed to provide low output voltage noise over the 10-Hz to 100-kHz
bandwidth while operating at full load. Output voltage noise is typically 40 nV/√Hz over this frequency bandwidth
for the TL1963A-Q1 (adjustable version). For higher output voltages (generated by using a resistor divider), the
output voltage noise is gained up accordingly. This results in RMS noise over the 10-Hz to 100-kHz bandwidth of
14 µVRMS for the TL1963A-Q1, increasing to 38 µVRMS for the TL1963A-Q1-3.3.
Exercise care with regards to circuit layout and testing to avoid measuring higher values of output voltage.
Crosstalk from nearby traces can induce unwanted noise onto the output of the TL1963A-Q1. Power-supply
ripple rejection must also be considered; the TL1963A-Q1 regulators do not have unlimited power-supply
rejection and pass a small portion of the input noise through to the output.
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
13
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
Feature Description (continued)
7.3.5 Protection Features
The TL1963A-Q1 regulators incorporate several protection features that make them ideal for use in batterypowered circuits. In addition to the normal protection features associated with monolithic regulators, such as
current limiting and thermal limiting, the devices are protected against reverse input voltages, reverse output
voltages, and reverse voltages from output to input.
Current limit protection and thermal overload protection are intended to protect the device against current
overload conditions at the output of the device. For normal operation, the junction temperature must not exceed
125°C.
The input of the device withstands reverse voltages of 20 V. Current flow into the device is limited to less than
1 mA (typically less than 100 µA), and no negative voltage appears at the output. The device protects both itself
and the load. This provides protection against batteries that can be plugged in backward.
The output of the TL1963A-Q1 can be pulled below ground without damaging the device. If the input is left open
circuit or grounded, the output can be pulled below ground by 20 V. For fixed voltage versions, the output acts
like a large resistor, typically 5 kΩ or higher, limiting current flow to typically less than 600 µA. For adjustable
versions, the output acts like an open circuit; no current flows out of the pin. If the input is powered by a voltage
source, the output sources the short-circuit current of the device and protects itself by thermal limiting. In this
case, grounding the SHDN pin turns off the device and stops the output from sourcing the short-circuit current.
The ADJ pin of the adjustable device can be pulled above or below ground by as much as 7 V without damaging
the device. If the input is left open circuit or grounded, the ADJ pin acts like an open circuit when pulled below
ground and like a large resistor (typically 5 kΩ) in series with a diode when pulled above ground.
In situations where the ADJ pin is connected to a resistor divider that would pull the ADJ pin above its 7-V clamp
voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5 mA. For example, a
resistor divider is used to provide a regulated 1.5-V output from the 1.21-V reference when the output is forced to
20 V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than
5 mA when the ADJ pin is at 7 V. The 13-V difference between OUT and ADJ pins divided by the 5-mA
maximum current into the ADJ pin yields a minimum top resistor value of 2.6 kΩ.
In circuits where a backup battery is required, several different input/output conditions can occur. The output
voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left
open circuit.
When the IN pin of the TL1963A-Q1 is forced below the OUT pin or the OUT pin is pulled above the IN pin, input
current typically drops to less than 2 µA. This can happen if the input of the device is connected to a discharged
(low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state
of the SHDN pin has no effect on the reverse output current when the output is pulled above the input.
7.4 Device Functional Modes
Table 1 lists the devise states of TL1963A-Q1.
Table 1. Device States
14
SHDN
DEVICE STATE
H
Regulated voltage
L
Shutdown
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
This section highlights some of the design considerations when implementing this device in various applications.
8.1.1 Output Capacitance and Transient Response
The TL1963A-Q1 regulators are designed to be stable with a wide range of output capacitors. The ESR of the
output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 10 µF with
an ESR of 3 Ω or less is recommended to prevent oscillations. Larger values of output capacitance can decrease
the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors,
used to decouple individual components powered by the TL1963A-Q1, increase the effective output capacitor
value.
Carefully consider the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of
dielectrics, each with different behavior over temperature and applied voltage. The most common dielectrics used
are Z5U, Y5V, X5R, and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small
package, but exhibit strong voltage and temperature coefficients. When used with a 5-V regulator, a 10-µF Y5V
capacitor can exhibit an effective value as low as 1 µF to 2 µF over the operating temperature range. The X5R
and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor.
The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher
values.
Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a
piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress,
similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress can be
induced by vibrations in the system or thermal transients.
8.2 Typical Application
8.2.1 Adjustable Output Operation
IN
VIN = 5 V
OUT
C1
10 µF
TL1963A-Q1
SHDN
ADJ
GND
2.5 V at 1 A
R2
4.22 NŸ
C2
4.0 µF
R1
4.0 NŸ
Copyright © 2016, Texas Instruments Incorporated
All capacitors are ceramic
Figure 30. Adjustable Output Voltage Schematic
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
15
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
Typical Application (continued)
8.2.1.1 Design Requirements
Table 2 lists the design requirements for this application example.
Table 2. Example Parameters
PARAMETER
VALUE
Input voltage (VIN)
5V
Output voltage (VOUT)
2.5 V
Output current (IOUT)
0 A to 1 A
Load regulation
1%
8.2.1.2 Detailed Design Procedure
The TL1963A-Q1 has an adjustable output voltage range of 1.21 V to 20 V. The output voltage is set by the ratio
of two external resistors R1 and R2 as shown in Figure 30. The device maintains the voltage at the ADJ pin at
1.21 V referenced to ground. The current in R1 is then equal to (1.21 V/R1), and the current in R2 is the current
in R1 plus the ADJ pin bias current. The ADJ pin bias current, 3 µA at 25°C, flows through R2 into the ADJ pin.
The output voltage can be calculated using Equation 2.
R2 ö
æ
VOUT = 1.21 V ç 1 +
+ IADJ ´ R2
R1 ÷ø
è
(2)
The value of R1 must be less than 4.17 kΩ to minimize errors in the output voltage caused by the ADJ pin bias
current. Note that in shutdown the output is turned off, and the divider current is zero. For an output voltage of
2.5 V, R1 is set to 4 kΩ. R2 is then found to be 4.22 kΩ using the equation above in Equation 3.
æ
4.22 kW ö
VOUT = 1.21 V ç 1 +
÷ + 3 mA ´ 4.22 kW
4.0 kW ø
è
where
•
VOUT = 2.5 V
(3)
The adjustable device is tested and specified with the ADJ pin tied to the OUT pin for an output voltage of 1.21
V. Specifications for output voltages greater than 1.21 V are proportional to the ratio of the desired output voltage
to 1.21 V = VOUT/1.21 V. For example, load regulation for an output current change of 1 mA to 1.5 A is –2 mV
(typical) at VOUT = 1.21 V. At VOUT = 2.5 V, the typical load regulation is calculated with Equation 4.
(2.50 V / 1.21 V )(-2 mV ) = - 4.13 mV
(4)
Figure 33 shows the actual change in output is approximately 3 mV for a 1-A load step. The maximum load
regulation at 25°C is –8 mV. At VOUT = 2.5 V, the maximum load regulation is calculated with Equation 5.
(2.50 V / 1.21 V )(-8 mV ) = - 16.53 mV
(5)
Because 16.53 mV is only 0.7% of the 2.5-V output voltage, the load regulation meets the design requirements.
8.2.1.2.1 Fixed Operation
The TL1963A-Q1 can be used in a fixed voltage configuration. The SENSE/ADJ pin must be connected to OUT
for proper operation. An example of this is shown in Figure 31. The TL1963A-Q1 can also be used in this
configuration for a fixed output voltage of 2.5 V.
16
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
IN
VIN > 3 V
OUT
2.5 V at 1.5 A
10 µF
(ceramic)
10 µF
(ceramic)
TL1963A-Q1-2.5
SHDN SENSE
GND
Copyright © 2016, Texas Instruments Incorporated
Figure 31. 3.3-V to 2.5-V Regulator
During fixed voltage operation, the SENSE/ADJ pin can be used for a Kelvin connection if routed separately to
the load (see Figure 32). This allows the regulator to compensate for voltage drop across parasitic resistances
(RP) between the output and the load. This becomes more crucial with higher load currents.
RP
IN
OUT
TL1963A-Q1
VIN
SHDN
SENSE
GND
Load
RP
Copyright © 2016, Texas Instruments Incorporated
Figure 32. Kelvin Sense Connection
8.2.1.3 Application Curve
Figure 33. 1-A Load Transient Response (COUT = 10 µF)
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
17
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
8.2.2 Paralleling Regulators for Higher Output Current
R1
0.01 :
3.3 V at 3 A
OUT
IN
VIN = 6 V
TL1963A-3.3-Q1
C1
10 µF
C2
22 µF
SENSE
SHDN
GND
R2
0.01:
IN
OUT
R6
5.45 k:
TL1963-Q1
SHDN SENSE
SHDN
GND
R7
3.3 k:
R3
2.2 k:
R4
2.2 k:
R5
100 k:
+
TLV3691
±
C3
0.01 µF
Copyright © 2016, Texas Instruments Incorporated
All capacitors are ceramic
Figure 34. Paralleling Regulator Schematic
8.2.2.1 Design Requirements
Table 3 lists the design requirements for this application example.
Table 3. Example Parameters
PARAMETER
VALUE
Input voltage (VIN)
6V
Output voltage (VOUT)
3.3 V
Output current (IOUT)
3A
8.2.2.2 Detailed Design Procedure
In an application requiring higher output current, an adjustable output regular can be placed in parallel with a
fixed output regulator to increase the current capacity. Two sense resistors and a comparator can be used to
control the feedback loop of the adjustable regulator to balance the current between the two regulators.
In Figure 34, resistors R1 and R2 are used to sense the current flowing into each regulator and must have a very
low resistance to avoid unnecessary power loss. R1 and R2 must have the same value and a tolerance of 1% or
better so the current is shared equally between the regulators. For this example, a value of 0.01 Ω is used.
18
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
The TLV3691 rail-to-rail nanopower comparator output alternates between VIN and GND depending on the
currents flowing into each of the two regulators. To design this control circuit, begin by looking at the case where
the two output currents are approximately equal and the comparator output is low. In this case, the output of the
TL1963A-Q1 must be set the same as the fixed voltage regulator. The TL1963A-Q1-3.3 has a 3.3-V fixed output,
so this is the set point for the adjustable regulator. Begin by selecting a R7 value less than 4.17 kΩ. In this
example, 3.3 kΩ is used. R5 requires a high resistance to satisfy Equation 9, for this example 100-kΩ is chosen.
Then find the parallel resistance of R5 and R7 because they are both connected from the ADJ pin to GND using
Equation 6.
R5 ´ R7
= 3.19 kW
(R5 R7 ) = R5
+ R7
(6)
Once the R5 and R7 parallel resistance in calculated, the value for R6 are found using Equation 7.
V
R6 = OUT (R5 R7 ) - (R5 R7 )
1.22 V
3.3 V
R6 =
(3.19 kW ) - (3.19 kW )
1.22 V
(7)
where
•
R6 = 5.45 kΩ
(8)
In the case where the TL1963A-Q1-3.3 is sourcing more current than TL1963A-Q1, the comparator output goes
high.
This lowers the voltage at the ADJ pin causing the TL1963A-Q1 to try and raise the output voltage by sourcing
more current. The TL1963A-Q1-3.3 then reacts by sourcing less current to try and keep the output from rising.
When the current through the TL1963A-Q1-3.3 becomes less than the TL1963A-Q1, the comparator output
returns to GND. In order for this to happen, Equation 9 must be satisfied.
æ R7 ö
æ R6 ö
VIN ç
÷ + (VIN - VOUT )ç
÷ < Vref
è R5 + R7 ø
è R5 + R6 ø
(9)
æ
ö
æ
ö
3.3 kW
5.45 kW
6V ç
÷ + (2.7 V )ç
÷ < 1.21 V
è 100 kW + 3.3 kW ø
è 100 kW + 5.45 kW ø
where
•
0.33 V < 1.21 V
(10)
8.2.2.3 Application Curve
Figure 35. Parallel Regulators Sharing Load Current
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
19
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
9 Power Supply Recommendations
The power handling capability of the device is limited by the maximum rated junction temperature (125°C). The
power dissipated by the device is made up of two components:
1. Output current multiplied by the input and output voltage differential: IOUT(VIN – VOUT).
2. GND pin current multiplied by the input voltage: IGNDVIN.
The GND pin current can be found using the GND Pin Current graphs in Typical Characteristics. Power
dissipation is equal to the sum of the two components listed above.
The TL1963A-Q1 series regulators have internal thermal limiting designed to protect the device during overload
conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be
exceeded. It is important to carefully consider all sources of thermal resistance from junction to ambient.
Additional heat sources mounted nearby must also be considered.
For surface-mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the PCB and
its copper traces. Copper board stiffeners and plated through-holes also can be used to spread the heat
generated by power devices.
Table 4 lists thermal resistance for several different board sizes and copper areas. All measurements were taken
in still air on 1/16-inch FR-4 board with one-ounce copper.
Table 4. KTT Package (5-Pin TO-263)
COPPER AREA
(1)
BOARD AREA
THERMAL RESISTANCE
(JUNCTION TO AMBIENT)
2500 mm2
2500 mm2
23°C/W
2
2
TOPSIDE (1)
BACKSIDE
2500 mm2
2
1000 mm
2500 mm
2500 mm
25°C/W
125 mm2
2500 mm2
2500 mm2
33°C/W
Device is mounted on topside.
10 Layout
10.1 Layout Guidelines
For best performance, follow the guidelines below:
• All traces must be as short as possible.
• Use wide traces for IN, OUT, and GND to minimize the parasitic electrical effects.
• A minimum output capacitor of 10 µF with an ESR of 3 Ω or less is recommended to prevent oscillations. X5R
and X7R dielectrics are preferred.
• Place the output capacitor as close as possible to the OUT pin of the device.
• The exposed thermal pad of the KTT package must be connected to a wide ground plane for effective heat
dissipation.
20
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
TL1963A-Q1
www.ti.com
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
10.2 Layout Example
GND Plane for Heat Dissipation
Exposed
Thermal
Pad
To
GPIO
SHDN
IN
1
2
GND
OUT
SENSE
/ADJ
3
4
5
GND
Via
OUT
Plane
IN
Plane
Output
Capacitor
Via to GND Plane
Copyright © 2016, Texas Instruments Incorporated
Figure 36. TO-263 (KTT) Layout Example
10.3 Calculating Junction Temperature
Given an output voltage of 3.3 V, an input voltage range of 4 V to 6 V, an output current range of 0 mA to 500
mA, and a maximum ambient temperature of 50°C, what is the maximum junction temperature?
The power dissipated by the device is equal to Equation 11.
IOUT(MAX)(VIN(MAX) – VOUT) + IGND(VIN(MAX))
where
•
•
•
IOUT(MAX) = 500 mA
VIN(MAX) = 6 V
IGND at (IOUT = 500 mA, VIN = 6 V) = 10 mA
(11)
So, P = 500 mA (6 V – 3.3 V) + 10 mA (6 V) = 1.41 W.
Using a KTT package, the thermal resistance is in the range of 23°C/W to 33°C/W, depending on the copper
area. So the junction temperature rise above ambient is approximately equal to Equation 12.
1.41 W × 28°C/W = 39.5°C
(12)
The maximum junction temperature is then be equal to the maximum junction-temperature rise above ambient
plus the maximum ambient temperature or Equation 13.
TJMAX = 50°C + 39.5°C = 89.5°C
(13)
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
21
TL1963A-Q1
SLVSA79A – APRIL 2010 – REVISED SEPTEMBER 2016
www.ti.com
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
22
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: TL1963A-Q1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TL1963AQKTTRQ1
ACTIVE
DDPAK/
TO-263
KTT
5
500
RoHS & Green
SN
Level-3-245C-168 HR
-40 to 125
TL1963AQ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
