TL750M SERIES
www.ti.com
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
LOW-DROPOUT VOLTAGE REGULATORS
Check for Samples: TL750M SERIES
FEATURES
1
•
•
•
Low Dropout Voltage, Less Than 0.6 V at 750
mA
Low Quiescent Current
60-V Load-Dump Protection
•
•
•
Overvoltage Protection
Internal Thermal-Overload Protection
Internal Overcurrent-Limiting Circuitry
(1)
(1)
KVU PACKAGE
(TOP VIEW)
KCS PACKAGE
(TOP VIEW)
COMMON
OUTPUT
COMMON
INPUT
COMMON
KTT PACKAGE
(TOP VIEW)
OUTPUT
COMMON
INPUT
(1)
OUTPUT
COMMON
INPUT
(1) The common terminal is in electrical contact with the mounting base.
DESCRIPTION/ORDERING INFORMATION
The TL750M series devices are low-dropout positive voltage regulators specifically designed for battery-powered
systems. The TL750M devices incorporate onboard overvoltage and current-limiting protection circuitry to protect
the devices and the regulated system. The devices are fully protected against 60-V load-dump and
reverse-battery conditions. Extremely low quiescent current, even during full-load conditions, makes the TL750M
series ideal for standby power systems.
The TL750M offers 5-V, 8-V, 10-V, and 12-V options. The devices are characterized for operation over the virtual
junction temperature range 0°C to 125°C.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1988–2010, Texas Instruments Incorporated
TL750M SERIES
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION (1)
TJ
5V
0°C to 125°C
8V
10 V
12 V
(1)
(2)
ORDERABLE
PART NUMBER
PACKAGE (2)
VO TYP
TOP-SIDE MARKING
PowerFLEX™ – KVU
Reel of 3000
TL750M05CKVUR
750M05C
TO-220 – KCS
Tube of 50
TL750M05CKCS
TL750M05C
TO-263 – KTT
Reel of 500
TL750M05CKTTR
TL750M05C
TO-220 – KCS
Tube of 50
TL750M08CKCS
TL750M08C
PowerFLEX – KVU
Reel of 3000
TL750M08CKVUR
750M08C
TO-220 – KCS
Tube of 50
TL750M10CKCS
TL750M10C
PowerFLEX – KVU
Reel of 3000
TL750M10CKVUR
750M10C
TO-220 – KCS
Tube of 50
TL750M12CKCS
TL750M12C
PowerFLEX – KVU
Reel of 3000
TL750M12CKVUR
750M12C
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
FUNCTIONAL BLOCK DIAGRAM
INPUT
Current
Limiting
28 V
_
+
Bandgap
OUTPUT
Overvoltage/
Thermal
Shutdown
COMMON
2
Submit Documentation Feedback
Copyright © 1988–2010, Texas Instruments Incorporated
TL750M SERIES
www.ti.com
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
ABSOLUTE MAXIMUM RATINGS (1)
over virtual junction temperature range (unless otherwise noted)
MIN
MAX
Continuous input voltage
Transient input voltage (see Figure 3)
Continuous reverse input voltage
Transient reverse input voltage
Package thermal impedance (2)
qJA
t = 100 ms
(3)
TJ
Virtual-junction temperature range
Tstg
Storage temperature range
(1)
(2)
(3)
UNIT
26
V
60
V
–15
V
–50
V
KCS package
22
KTT package
25.3
KVU package
28
°C/W
0
150
°C
–65
150
°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Maximum power dissipation is a function of TJ(max), qJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/qJA. Operating at the absolute maximum TJ of 150°C can affect reliability. Due to variation in
individual device electrical characteristics and thermal resistance, the built-in thermal-overload protection may be activated at power
levels slightly above or below the rated dissipation.
The package thermal impedance is calculated in accordance with JESD 51.
THERMAL INFORMATION
THERMAL METRIC (1) (2)
TL750M
KCS (3 PINS)
KVU (3 PINS)
KTT (3 PINS)
qJA
Junction-to-ambient thermal resistance
28.7
50.9
27.5
qJCtop
Junction-to-case (top) thermal resistance
59.8
57.9
43.2
qJB
Junction-to-board thermal resistance
0.5
34.8
17.3
yJT
Junction-to-top characterization parameter
5.3
6
2.8
yJB
Junction-to-board characterization parameter
0.4
23.7
9.3
qJCbot
Junction-to-case (bottom) thermal resistance
0.1
0.4
0.3
(1)
(2)
UNITS
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
RECOMMENDED OPERATING CONDITIONS
VI
Input voltage
IO
Output current
TJ
Operating virtual-junction temperature
Copyright © 1988–2010, Texas Instruments Incorporated
MIN
MAX
TL750M05
6
26
TL750M08
9
26
TL750M10
11
26
TL750M12
13
0
UNIT
V
26
750
mA
125
°C
Submit Documentation Feedback
3
TL750M SERIES
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
www.ti.com
TL750M05 ELECTRICAL CHARACTERISTICS (1)
VI = 14 V, IO = 300 mA, TJ = 25°C (unless otherwise noted)
PARAMETER
Output voltage
Input voltage regulation
TEST CONDITIONS
TJ = 0°C to 125°C
5
5.05
5.1
10
25
12
50
IO = 5 mA to 750 mA
(1)
4.95
VI = 6 V to 26 V, IO = 250 mA
VI = 8 V to 18 V, f = 120 Hz
Bias current
MAX
VI = 9 V to 16 V, IO = 250 mA
Output regulation voltage
Output noise voltage
TYP
4.9
Ripple rejection
Dropout voltage
TL750M05
MIN
50
55
20
0.5
IO = 750 mA
0.6
500
IO = 750 mA
60
IO = 10 mA
V
mV
dB
50
IO = 500 mA
f = 10 Hz to 100 kHz
UNIT
mV
V
mV
75
5
mA
Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-mF capacitor across the input and a 10-mF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1.
TL750M08 ELECTRICAL CHARACTERISTICS (1)
VI = 14 V, IO = 300 mA, TJ = 25°C (unless otherwise noted)
PARAMETER
Output voltage
Input voltage regulation
TEST CONDITIONS
TJ = 0°C to 125°C
4
8
8.08
7.84
8.16
40
15
68
IO = 5 mA to 750 mA
(1)
7.92
12
Output regulation voltage
Bias current
MAX
VI = 9 V to 26 V, IO = 250 mA
VI = 11 V to 21 V, f = 120 Hz
Output noise voltage
TYP
VI = 10 V to 17 V, IO = 250 mA
Ripple rejection
Dropout voltage
TL750M08
MIN
50
55
24
80
0.5
IO = 750 mA
0.6
IO = 750 mA
IO = 10 mA
500
60
V
mV
dB
IO = 500 mA
f = 10 Hz to 100 kHz
UNIT
mV
V
mV
75
5
mA
Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-mF capacitor across the input and a 10-mF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1.
Submit Documentation Feedback
Copyright © 1988–2010, Texas Instruments Incorporated
TL750M SERIES
www.ti.com
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
TL750M10 ELECTRICAL CHARACTERISTICS (1)
VI = 14 V, IO = 300 mA, TJ = 25°C (unless otherwise noted)
PARAMETER
Output voltage
Input voltage regulation
TEST CONDITIONS
TJ = 0°C to 125°C
10
10.1
10.2
15
43
20
75
IO = 5 mA to 750 mA
(1)
9.9
VI = 11 V to 26 V, IO = 250 mA
VI = 13 V to 23 V, f = 120 Hz
Bias current
MAX
VI = 12 V to 18 V, IO = 250 mA
Output regulation voltage
Output noise voltage
TYP
9.8
Ripple rejection
Dropout voltage
TL750M10
MIN
50
55
30
0.5
IO = 750 mA
0.6
1000
IO = 750 mA
60
IO = 10 mA
V
mV
dB
100
IO = 500 mA
f = 10 Hz to 100 kHz
UNIT
mV
V
mV
75
5
mA
Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-mF capacitor across the input and a 10-mF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1.
TL750M12 ELECTRICAL CHARACTERISTICS (1)
VI = 14 V, IO = 300 mA, TJ = 25°C (unless otherwise noted)
PARAMETER
Output voltage
Input voltage regulation
TEST CONDITIONS
TJ = 0°C to 125°C
12
12.12
11.76
12.24
43
20
78
IO = 5 mA to 750 mA
(1)
11.88
15
Output regulation voltage
Bias current
MAX
VI = 13 V to 26 V, IO = 250 mA
VI = 13 V to 23 V, f = 120 Hz
Output noise voltage
TYP
VI = 14 V to 19 V, IO = 250 mA
Ripple rejection
Dropout voltage
TL750M12
MIN
50
55
30
120
0.5
IO = 750 mA
0.6
IO = 750 mA
IO = 10 mA
1000
60
V
mV
dB
IO = 500 mA
f = 10 Hz to 100 kHz
UNIT
mV
V
mV
75
5
mA
Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately. All characteristics are measured with a 0.1-mF capacitor across the input and a 10-mF tantalum capacitor
on the output, with equivalent series resistance within the guidelines shown in Figure 1.
Copyright © 1988–2010, Texas Instruments Incorporated
Submit Documentation Feedback
5
TL750M SERIES
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
www.ti.com
PARAMETER MEASUREMENT INFORMATION
The TL750Mxx is a low-dropout regulator. This means that the capacitance loading is important to the
performance of the regulator because it is a vital part of the control loop. The capacitor value and the equivalent
series resistance (ESR) both affect the control loop and must be defined for the load range and the temperature
range. Figure 1 and Figure 2 can establish the capacitance value and ESR range for the best regulator
performance.
Figure 1 shows the recommended range of ESR for a given load with a 10-mF capacitor on the output. This
figure also shows a maximum ESR limit of 2 Ω and a load-dependent minimum ESR limit.
For applications with varying loads, the lightest load condition should be chosen because it is the worst case.
Figure 2 shows the relationship of the reciprocal of ESR to the square root of the capacitance with a minimum
capacitance limit of 10 mF and a maximum ESR limit of 2 Ω. This figure establishes the amount that the minimum
ESR limit shown in Figure 1 can be adjusted for different capacitor values.
For example, where the minimum load needed is 200 mA, Figure 1 suggests an ESR range of 0.8 Ω to 2 Ω for
10 mF. Figure 2 shows that changing the capacitor from 10 mF to 400 mF can change the ESR minimum by
greater than 3/0.5 (or 6). Therefore, the new minimum ESR value is 0.8/6 (or 0.13 Ω ). This allows an ESR range
of 0.13 Ω to 2 Ω , achieving an expanded ESR range by using a larger capacitor at the output. For better stability
in low-current applications, a small resistance placed in series with the capacitor (see Table 1) is recommended,
so that ESRs better approximate those shown in Figure 1 and Figure 2.
Table 1. Compensation for Increased Stability at Low Currents
MANUFACTUR
ER
CAPACITANCE
ESR
TYP
PART
NUMBER
ADDITIONAL
RESISTANCE
AVX
15 mF
0.9 Ω
TAJB156M010S
1Ω
KEMET
33 mF
Load
Voltage
0.6 Ω
T491D336M010
AS
STABILITY
vs
EQUIVALENT SERIES RESISTANCE (ESR)
0.04
3
CL = 10 µF
CI = 0.1 µF
f = 120 Hz
2.4
This Region Not
Recommended for
Operation
1.8
Max ESR Boundary
1.6
1.4
Region of Best Stability
1.2
CL
2
Min ESR
Boundary
0.6
0.4
Potential Instability Region
0
0
0.1
0.2
0.3
0.4
IL − Load Current Range − A
Figure 1.
Submit Documentation Feedback
0.5
1000 µF
Region of
Best Stability
0.025
400 µF
0.02
200 µF
0.015
1
0.8
0.2
6
0.03
2.2
ÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÏÏÏ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
ÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏ
Not Recommended
Recommended Min ESR
Potential Instability
0.035
Stability −
Equivalent Series Resistance (ESR) − Ω
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏ
ÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏ
ÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏ
ÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏ
ÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
2.6
∆VL = ∆IL × ESR
∆VL
0.5 Ω
OUTPUT CAPACITOR
EQUIVALENT SERIES RESISTANCE (ESR)
vs
LOAD CURRENT RANGE
2.8
∆IL
Applied Load
Current
100 µF
0.01
0.005
0
0
22 µF
10 µF
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
1/ESR
Figure 2.
Copyright © 1988–2010, Texas Instruments Incorporated
TL750M SERIES
www.ti.com
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
TYPICAL CHARACTERISTICS
Table 2. Table of Graphs
FIGURE
Transient input voltage vs Time
3
Output voltage vs Input voltage
4
Input current vs Input voltage
IO = 10 mA
5
IO = 100 mA
6
Dropout voltage vs Output current
7
Quiescent voltage vs Output current
8
Load transient response
9
Line transient response
10
TRANSIENT INPUT VOLTAGE
vs
TIME
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
14
TJ = 25°C
VI = 14 V + 46e(−t/0.230)
for t ≥ 5 ms
50
IO = 10 mA
TJ = 25°C
12
VO − Output Voltage − V
V I − Transient Input Voltage − V
60
40
30
tr = 1 ms
20
10
TL750M12
10
TL750M10
8
TL750M08
6
TL750M05
4
2
0
0
100
200
300
400
500
600
0
0
2
4
6
8
10
t − Time − ms
VI − Input Voltage − V
Figure 3.
Figure 4.
Copyright © 1988–2010, Texas Instruments Incorporated
12
Submit Documentation Feedback
14
7
TL750M SERIES
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
www.ti.com
INPUT CURRENT
vs
INPUT VOLTAGE
INPUT CURRENT
vs
INPUT VOLTAGE
200
350
IO = 10 mA
TJ = 25°C
180
IO = 100 mA
TJ = 25°C
300
TL750M12
40
TL750M10
60
TL750M08
150
TL750M12
80
200
TL750M10
100
TL750M08
120
250
TL750M05
I I − Input Current − mA
140
TL750M05
I I − Input Current − mA
160
100
50
20
0
0
2
4
6
8
10
12
0
14
0
2
4
VI − Input Voltage − V
6
8
10
12
14
250
350
VI − Input Voltage − V
Figure 5.
Figure 6.
DROPOUT VOLTAGE
vs
OUTPUT CURRENT
QUIESCENT CURRENT
vs
OUTPUT CURRENT
250
12
TJ = 25°C
TJ = 25°C
VI = 14 V
225
IQ − Quiescent Current − mA
Dropout Voltage − mV
10
200
175
150
125
100
6
4
2
75
50
0
50
100
150
200
IO − Output Current − mA
Figure 7.
8
8
Submit Documentation Feedback
250
300
0
0
20
40
60
80
100
150
IO − Output Current − mA
Figure 8.
Copyright © 1988–2010, Texas Instruments Incorporated
TL750M SERIES
www.ti.com
SLVS021N – JANUARY 1988 – REVISED AUGUST 2010
VO − Output Voltage − mV
20 mV/DIV
LINE TRANSIENT RESPONSE
200
100
0
− 100
− 200
150
VI(NOM) = VO + 1 V
ESR = 2
CL = 10 µF
TJ = 25°C
100
50
0
0
50
100 150 200
t − Time − µs
Figure 9.
Copyright © 1988–2010, Texas Instruments Incorporated
VI(NOM) = VO + 1 V
ESR = 2
IL = 20 mA
CL = 10 µF
TJ = 25°C
VIN − Input Voltage − V
1 V/DIV
IO − Output Current − mA
VO − Output Voltage − mV
LOAD TRANSIENT RESPONSE
250
300
350
0
20
40
60
80
100
150
250
350
t − Time − µs
Figure 10.
Submit Documentation Feedback
9
PACKAGE OPTION ADDENDUM
www.ti.com
4-Feb-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TL750M05CKCSE3
ACTIVE
TO-220
KCS
3
50
RoHS & Green
SN
N / A for Pkg Type
0 to 125
TL750M05C
TL750M05CKTTR
ACTIVE
DDPAK/
TO-263
KTT
3
500
RoHS & Green
SN
Level-3-245C-168 HR
0 to 125
TL750M05C
TL750M05CKVURG3
ACTIVE
TO-252
KVU
3
2500
RoHS & Green
SN
Level-3-260C-168 HR
0 to 125
50M05C
TL750M08CKCSE3
ACTIVE
TO-220
KCS
3
50
RoHS & Green
SN
N / A for Pkg Type
0 to 125
TL750M08C
TL750M08CKVURG3
ACTIVE
TO-252
KVU
3
2500
RoHS & Green
SN
Level-3-260C-168 HR
0 to 125
50M08C
TL750M10CKCSE3
ACTIVE
TO-220
KCS
3
50
RoHS & Green
SN
N / A for Pkg Type
0 to 125
TL750M10C
TL750M10CKVURG3
ACTIVE
TO-252
KVU
3
2500
RoHS & Green
SN
Level-3-260C-168 HR
0 to 125
50M10C
TL750M12CKCSE3
ACTIVE
TO-220
KCS
3
50
RoHS & Green
SN
N / A for Pkg Type
0 to 125
TL750M12C
TL750M12CKVURG3
ACTIVE
TO-252
KVU
3
2500
RoHS & Green
SN
Level-3-260C-168 HR
0 to 125
50M12C
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of