SLCS115E − DECEMBER 1986 − REVISED JULY 2003
D Very Low Power . . . 110 µW Typ at 5 V
D Fast Response Time . . . tPLH = 2.5 µs Typ
D, JG, P, OR PW PACKAGE
(TOP VIEW)
With 5-mV Overdrive
1OUT
1IN −
1IN +
GND
D Single Supply Operation:
8
2
7
3
6
4
5
VDD
2OUT
2IN −
2IN +
FK PACKAGE
(TOP VIEW)
NC
1OUT
NC
VDD
NC
description
The TLC193 and TLC393 consist of dual
independent micropower voltage comparators
designed to operate from a single supply. They
are functionally similar to the LM393 but uses
one-twentieth the power for similar response
times. The open-drain MOS output stage
interfaces to a variety of loads and supplies. For
a similar device with a push-pull output
configuration (see the TLC3702 data sheet).
4
3 2 1 20 19
18
5
17
6
16
7
15
8
14
9 10 11 12 13
NC
GND
NC
NC
1IN −
NC
1IN +
NC
Texas Instruments LinCMOS process offers
superior analog performance to standard CMOS
processes. Along with the standard CMOS
advantages of low power without sacrificing
speed, high input impedance, and low bias
currents, the LinCMOS process offers extremely stable input offset voltages, even with
differential input stresses of several volts. This
characteristic makes it possible to build reliable
CMOS comparators.
NC
2OUT
NC
2IN −
NC
2IN+
NC
D
TLC393C . . . 3 V to 16 V
TLC393I . . . 3 V to 16 V
TLC393Q . . . 4 V to 16 V
TLC393M . . . 4 V to 16 V
TLC193M . . . 4 V to 16 V
On-Chip ESD Protection
1
NC − No internal connection
symbol (each comparator)
IN +
OUT
IN −
The TLC393C is characterized for operation over the commercial temperature range of TA = 0°C to 70°C. The
TLC393I is characterized for operation over the extended industrial temperature range of TA = −40°C to 85°C.
The TLC393Q is characterized for operation over the full automotive temperature range of TA = −40°C to 125°C.
The TLC193M and TLC393M are characterized for operation over the full military temperature range of
TA = −55°C to 125°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
LinCMOS is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.
Copyright 1986-2003, Texas Instruments Incorporated
!" #!$% & "'
&! #" #" (" " ")
! "
& & * +' &! # " , &" " " %+ %!&"
" , %% # " " '
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
1
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
AVAILABLE OPTIONS
PACKAGES
TA
VIOmax
at 25°C
0°C to 70°C
SMALL OUTLINE
(D)
CHIP CARRIER
(FK)
CERAMIC DIP
(JG)
PLASTIC DIP
(P)
TSSOP
(PW)
5 mV
TLC393CD
—
—
TLC393CP
TLC393CPWLE
− 40°C to 85°C
5 mV
TLC393ID
—
—
TLC393IP
TLC393IPWLE
− 40°C to 125°C
5 mV
TLC393QD
—
—
—
—
− 55°C to 125°C
5 mV
TLC393MD
TLC193MFK
TLC193MJG
TLC393MP
—
The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC393CDR).
schematic
OUT
OPEN-DRAIN CMOS OUTPUT
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 0.3 V to 18 V
Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±18 V
Input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 0.3 V to VDD
Output voltage range, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 0.3 V to 16 V
Input current, II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±5 mA
Output current, IO (each output) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Total supply current into VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 mA
Total current out of GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 mA
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free-air temperature range: TLC393C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
TLC393I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 40°C to 85°C
TLC393Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 40°C to 125°C
TLC393M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 55°C to 125°C
TLC193M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 55°C to 125°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . − 65°C to 150°C
Case temperature for 60 seconds: FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package . . . . . . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package . . . . . . . . . . . . . . . . . . . . 300°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at IN+ with respect to IN −.
DISSIPATION RATING TABLE
PACKAGE
2
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
TA = 125°C
POWER RATING
D
725 mW
5.8 mW/°C
464 mW
377 mW
145 mW
FK
1375 mW
11.0 mW/°C
880 mW
715 mW
275 mW
JG
1050 mW
8.4 mW/°C
672 mW
546 mW
210 mW
P
1000 mW
8.0 mW/°C
640 mW
520 mW
—
PW
525 mW
4.2 mW/°C
336 mW
273 mW
—
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
recommended operating conditions
TLC393C
Supply voltage, VDD
Common-mode input voltage, VIC
MIN
NOM
3
5
−0.2
Low-level output current, IOL
Operating free-air temperature, TA
UNIT
MAX
16
V
VDD − 1.5
20
V
mA
70
°C
0
electrical characteristics at specified operating free-air temperature, VDD = 5 V (unless otherwise
noted)
PARAMETER
VIO
Inp t offset voltage
Input
oltage
IIO
Inp t offset ccurrent
Input
rrent
TEST CONDITIONS†
VIC = VICRmin,
VDD = 5 V to 10 V,
V
See Note 3
TLC393C
TA
MIN
25°C
VICR
Common mode inp
Common-mode
inputt voltage
oltage range
kSVR
Common-mode
Common
mode rejection ratio
Supply-voltage
Su
ly voltage rejection ratio
VIC = 2.5
25V
1
70°C
VIC = 2.5
25V
0°C to 70°C
VIC = VICRmin
VDD = 5 V to 10 V
Lo le el o
tp t voltage
oltage
Low-level
output
VID = −1
1 V,
V IOL = 6 mA
IOH
High le el o
High-level
output
tp t ccurrent
rrent
VID = 1 V,
V
0.3
Supply current (both comparators)
Outputs low,
low No load
0 to VDD − 1
0 to VDD − 1.5
nA
V
84
70°C
84
0°C
84
25°C
85
70°C
85
0°C
85
25°C
300
70°C
dB
dB
400
650
mV
0.8
40
nA
1
µA
22
40
70°C
25°C
nA
pA
0.6
25°C
25°C
VO = 5 V
pA
5
70°C
VOL
IDD
5
mV
25°C
CMMR
1.4
UNIT
6.5
25°C
Inp t bias current
Input
c rrent
MAX
0°C to 70°C
25°C
IIB
TYP
0°C to 70°C
50
µA
† All characteristics are measured with zero common-mode voltage unless otherwise noted.
NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
3
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
recommended operating conditions
TLC393I
Supply voltage, VDD
Common-mode input voltage, VIC
MIN
NOM
3
5
16
V
− 0.2
VDD − 1.5
20
V
mA
− 40
85
°C
Low-level output current, IOL
Operating free-air temperature, TA
UNIT
MAX
electrical characteristics at specified operating free-air temperature, VDD = 5 V (unless otherwise
noted)
TEST CONDITIONS†
PARAMETER
VIO
Inp t offset voltage
Input
oltage
IIO
Inp t offset ccurrent
Input
rrent
VIC = VICRmin,
VDD = 5 V to 10 V,
V
See Note 3
TLC393I
TA
MIN
25°C
Common mode inp
Common-mode
inputt voltage
oltage range
1
85°C
VIC = 2.5
25V
kSVR
Common-mode
Common
mode rejection ratio
Supply-voltage
Su
ly voltage rejection ratio
−40°C to 85°C
VIC = VICRmin
VDD = 5 V to 10 V
VOL
Lo le el o
tp t voltage
oltage
Low-level
output
VID = −1
1 V,
V IOL = 6 mA
IOH
High le el o
High-level
output
tp t ccurrent
rrent
VID = 1 V,
V
1
IDD
Supply current (both comparators)
Outputs low,
low No load
0 to VDD − 1
0 to VDD − 1.5
85°C
84
− 40°C
84
25°C
85
85°C
85
− 40°C
84
25°C
300
85°C
•
•
dB
400
mV
0.8
40
nA
1
µA
22
40
85°C
−40°C to 85°C
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
dB
700
† All characteristics are measured with zero common-mode voltage unless otherwise noted.
NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.
4
nA
V
84
25°C
nA
pA
2
25°C
25°C
VO = 5 V
pA
5
85°C
25°C
CMMR
5
mV
25°C
VICR
1.4
UNIT
7
25°C
Inp t bias current
Input
c rrent
MAX
−40°C to 85°C
VIC = 2.5
25V
IIB
TYP
65
µA
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
recommended operating conditions
TLC393Q
MIN
NOM
Supply voltage, VDD
4
5
Common-mode input voltage, VIC
0
Low-level output current, IOL
Operating free-air temperature, TA
UNIT
MAX
16
V
VDD − 1.5
20
V
mA
125
°C
−40
electrical characteristics at specified operating free-air temperature, VDD = 5 V (unless otherwise
noted)
PARAMETER
VIO
Inp t offset voltage
Input
oltage
IIO
Inp t offset ccurrent
Input
rrent
TEST CONDITIONS†
VIC = VICRmin,
VDD = 5 V to 10 V,
V
See Note 4
TLC393Q
TA
MIN
25°C
VICR
Common mode inp
Common-mode
inputt voltage
oltage range
kSVR
Common-mode
Common
mode rejection ratio
Supply-voltage
Su
ly voltage rejection ratio
VIC = 2.5
25V
1
125°C
VIC = 2.5
25V
−40°C to 125°C
VIC = VICRmin
VDD = 5 V to 10 V
Lo le el o
tp t voltage
oltage
Low-level
output
VID = −1
1 V,
V IOL = 6 mA
IOH
High le el o
High-level
output
tp t ccurrent
rrent
VID = 1 V,
V
15
Supply current (both comparators)
Outputs low,
low No load
0 to VDD − 1
0 to VDD − 1.5
125°C
84
−40°C
84
25°C
85
125°C
84
−40°C
84
25°C
300
125°C
dB
dB
400
800
mV
0.8
40
nA
1
µA
22
40
125°C
−40°C to 125°C
nA
V
84
25°C
nA
pA
30
25°C
25°C
VO = 5 V
pA
5
125°C
VOL
IDD
5
mV
25°C
CMMR
1.4
UNIT
10
25°C
Inp t bias current
Input
c rrent
MAX
−40°C to 125°C
25°C
IIB
TYP
90
µA
† All characteristics are measured with zero common-mode voltage unless otherwise noted.
NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V (with a 2.5-kΩ load to
VDD).
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
5
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
recommended operating conditions
TLC193M, TLC393M
MIN
NOM
Supply voltage, VDD
4
5
Common-mode input voltage, VIC
0
Low-level output current, IOL
Operating free-air temperature, TA
UNIT
MAX
16
V
VDD − 1.5
20
V
mA
125
°C
−55
electrical characteristics at specified operating free-air temperature, VDD = 5 V (unless otherwise
noted)
TEST CONDITIONS†
PARAMETER
VIO
Inp t offset voltage
Input
oltage
IIO
Inp t offset ccurrent
Input
rrent
VIC = VICRmin,
VDD = 5 V to 10 V,
V
See Note 4
TLC193M, TLC393M
TA
MIN
25°C
Common mode inp
Common-mode
inputt voltage
oltage range
1
125°C
VIC = 2.5
25V
kSVR
Common-mode
Common
mode rejection ratio
Supply-voltage
Su
ly voltage rejection ratio
−55°C to 125°C
VIC = VICRmin
VDD = 5 V to 10 V
VOL
Lo le el o
tp t voltage
oltage
Low-level
output
VID = −1
1 V,
V IOL = 6 mA
IOH
High le el o
High-level
output
tp t ccurrent
rrent
VID = 1 V,
V
15
IDD
Supply current (both comparators)
Outputs low,
low No load
0 to VDD − 1
0 to VDD − 1.5
125°C
84
−55°C
84
25°C
85
125°C
84
−55°C
84
25°C
300
125°C
dB
dB
400
800
mV
0.8
40
nA
1
µA
22
40
125°C
−55°C to 125°C
nA
V
84
25°C
nA
pA
30
25°C
25°C
VO = 5 V
pA
5
125°C
25°C
CMMR
5
mV
25°C
VICR
1.4
UNIT
10
25°C
Inp t bias current
Input
c rrent
MAX
−55°C to 125°C
VIC = 2.5
25V
IIB
TYP
90
µA
† All characteristics are measured with zero common-mode voltage unless otherwise noted.
NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V (with a 2.5-kΩ load to
VDD).
6
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
switching characteristics, VDD = 5 V, TA = 25°C (see Figure 3)
PARAMETER
TEST CONDITIONS
TLC393C, TLC393I
TLC393Q, TLC193M,
TLC393M
MIN
tPLH
tPHL
tf
f = 10 kH
kHz,
CL = 15 pF
Propagation
Pro
agation delay time, low
low-to-high-level
to high level out
output
ut
Fall time, output
4.5
Overdrive = 5 mV
2.5
Overdrive = 10 mV
1.7
Overdrive = 20 mV
1.2
Overdrive = 40 mV
1.1
VI = 1.4-V step at IN +
Overdrive = 2 mV
1.1
Overdrive = 5 mV
2.1
f = 10 kH
kHz,
CL = 15 pF
Propagation
Pro
agation delay time, high
high-to-low-level
to low level out
output
ut
TYP
Overdrive = 2 mV
UNIT
MAX
µs
3.6
Overdrive = 10 mV
1.3
Overdrive = 20 mV
0.85
Overdrive = 40 mV
0.55
VI = 1.4-V step at IN +
f = 10 kHz,
Overdrive = 50 mV
CL = 15 pF
0.10
µs
22
ns
PARAMETER MEASUREMENT INFORMATION
The TLC393 contains a digital output stage which, if held in the linear region of the transfer curve, can cause
damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo
loop that is designed to force the device output to a level within this linear region. Since the servo-loop method
of testing cannot be used, the following alternatives for testing parameters such as input offset voltage,
common-mode rejection ratio, etc., are suggested.
To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown
in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high.
With the input polarity reversed, the output should be low.
A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages
can be slewed as shown in Figure 1(b) for the VICR test, rather than changing the input voltages, to provide
greater accuracy.
5V
+
Applied VIO
Limit
1V
5.1 kΩ
5.1 kΩ
+
−
−
Applied VIO
Limit
VO
VO
−4V
(a) VIO WITH VIC = 0 V
(b) VIO WITH VIC = 4 V
Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
7
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
PARAMETER MEASUREMENT INFORMATION
A close approximation of the input offset voltage can be obtained by using a binary search method to vary the
differential input voltage while monitoring the output state. When the applied input voltage differential is equal,
but opposite in polarity, to the input offset voltage, the output changes states.
Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the
comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1A generates
a triangular waveform of approximately 20-mV amplitude. U1B acts as a buffer, with C2 and R4 removing any
residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the
noninverting input is driven by the output of the integrator formed by U1C through the voltage divider formed
by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has
a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or
when the voltage at the noninverting input exactly equals the input offset voltage.
The voltage divider formed by R9 and R10 provides an increase in input offset voltage by a factor of 100 to
make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the
reading; therefore, it is suggested that their tolerance level be 1% or lower.
Measuring the extremely low values of input current requires isolation from all other sources of leakage current
and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board
leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be
subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the
device.
VDD
U1B
1/4 TLC274CN
+
Buffer
C2
1 µF
U1C
1/4 TLC274CN
R6
5.1 kΩ
−
−
C3
0.68 µF
R5
1.8 kΩ, 1%
DUT
R4
47 kΩ
−
R7
1 MΩ
+
VIO
(X100)
R1
240 kΩ
−
+
R8
1.8 kΩ, 1%
U1A
1/4 TLC274CN
C4
0.1 µF
C1
0.1 µF
+
Triangle
Generator
R10
100 Ω, 1%
R3
100 kΩ
R9
10 kΩ, 1%
R2
10 kΩ
Figure 2. Circuit for Input Offset Voltage Measurement
8
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
Integrator
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
PARAMETER MEASUREMENT INFORMATION
Propagation delay time is defined as the interval between the application of an input step function and the instant
when the output reaches 50% of its maximum value. Propagation delay time, low-to-high-level output, is
measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is
measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal
levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the
adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a
low signal, for example, 105 mV or 5 mV overdrive, causes the output to change state.
VDD
50 Ω
1V
Input Offset Voltage
Compensation
Adjustment
1 µF
5.1 kΩ
Pulse
Generator
DUT
10 Ω
10 Turn
CL
(see Note A)
1 kΩ
−1V
0.1 µF
TEST CIRCUIT
Overdrive
Overdrive
Input
Low-to-HighLevel Output
Input
100 mV
100 mV
90%
90%
High-to-LowLevel Output
50%
10%
50%
10%
tf
tr
tPHL
tPLH
VOLTAGE WAVEFORMS
NOTE A: CL includes probe and jig capacitance.
Figure 3. Propagation Delay, Rise Time, and Fall Time Circuit and Voltage Waveforms
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
9
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
VIO
IIB
Input offset voltage
Distribution
4
Input bias current
vs Free-air temperature
5
CMRR
Common-mode rejection ratio
vs Free-air temperature
6
kSVR
Supply-voltage rejection ratio
vs Free-air temperature
7
VOL
Lo le el o
Low-level
output
tp t voltage
oltage
vs Low-level
Low level output
out ut current
vs Free-air temperature
8
9
IOH
Lo le el output
Low-level
o tp t current
c rrent
vs High-level
High level output
out ut voltage
vs Free-air temperature
10
11
IDD
S ppl current
Supply
c rrent
vs Su
Supply
ly voltage
vs Free-air temperature
12
13
tPLH
tPHL
Low-to-high level output propagation delay time
vs Supply voltage
14
High-to-low level output propagation delay time
vs Supply voltage
15
Low-to-high-level output response
Low-to-high level output propagation delay time
16
High-to-low level output response
High-to-low level output propagation delay time
17
Fall time
vs Supply voltage
18
tf
INPUT BIAS CURRENT
vs
FREE-AIR TEMPERATURE†
DISTRIBUTION OF INPUT
OFFSET VOLTAGE†
90
Number of Units
80
70
60
50
40
30
20
10
0
−5
ÇÇ
ÇÇÇÇ
É
ÇÇÇÇ
É
É
ÇÇÇ
ÇÇÉ
É
ÇÇÇÇ
É
Ç
ÇÉ
ÇÇÉ
ÇÇÉ
É
Ç
É
ÉÉÇ
ÇÇÇÇ
É
É
Ç
É
ÉÉÇ
ÉÉ
ÇÇÇÇ
É
É
Ç
É
ÉÉÇ
ÉÉ
Ç
ÇÇÇÇ
É
Ç
ÇÉ
É
ÉÉ
Ç
ÉÉÉÉ
ÇÇÇÇ
É
Ç
ÇÉ
É
ÉÉ
Ç
ÉÉÉÉ
Ç
ÉÉ
ÇÇÇÇ
ÉÉÉÉ
ÇÉÉÉ
ÇÇ
ÇÇÉÉÇÉÉÇÉ
10
VDD = 5 V
VIC = 2.5 V
TA = 25°C
−4
−3
−2
−1
0
1
2
3
4
VDD = 5 V
VIC = 2.5 V
IIB − Input Bias Current − nA
100
1
0.1
0.01
0.001
25
5
50
75
100
TA − Free-Air Temperature − °C
VIO − Input Offset Voltage − mV
Figure 4
Figure 5
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
10
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
125
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
TYPICAL CHARACTERISTICS†
SUPPLY VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE
COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE
90
89
kSVR − Supply Voltage Rejection Ratio − dB
90
VDD = 5 V
CMRR − Common-Mode
Rejection Ratio − dB
88
87
86
85
84
83
82
81
80
−75
−50
−25
0
25
50
75
100
89
88
87
86
85
84
83
82
81
80
−75
125
VDD = 5 V to 10 V
−50
−25
25
50
75
100
125
TA − Free-Air Temperature − °C
TA − Free-Air Temperature − °C
Figure 7
Figure 6
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
1.5
600
TA = 25°C
4V
VOL − Low-Level Output Voltage − mV
VOL − Low-Level Output Voltage − V
0
1.25
VDD = 3 V
1
5V
0.75
10 V
0.5
0.25
VDD = 16 V
0
0
2
4
6
8
10
12
14
16
18
VDD = 5 V
IOL = 6 mA
500
400
300
200
100
0
−75
20
−50
−25
0
25
50
75
100
125
TA − Free-Air Temperature − °C
IOL − Low-Level Output Current − mA
Figure 9
Figure 8
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
11
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
TYPICAL CHARACTERISTICS†
HIGH-LEVEL OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE
HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE
1000
I OH − High-Level Output Current − nA
I OH − High-Level Output Current − nA
1000
TA = 125°C
100
TA = 85°C
TA = 70°C
10
TA = 25°C
1
VDD = VOH = 5 V
100
10
1
VOH = VDD
0.1
25
0.1
0
2
4
6
8
10
12
14
16
50
100
125
TA − Free-Air Temperature − °C
VOH − High-Level Output Voltage − V
Figure 11
Figure 10
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
40
50
Outputs Low
No Loads
45
TA = − 55°C
35
VDD = 5 V
No Load
TA = − 40°C
40
IDD − Supply Current −µA
I DD − Supply Current − µ A
75
35
TA = 25°C
30
25
TA = 85°C
20
TA = 125°C
15
30
25
Outputs Low
20
15
10
10
0
Outputs High
5
5
0
2
4
6
8
10
12
14
0
−75
16
−50
−25
0
25
50
75
100
TA − Free-Air Temperature − °C
VDD − Supply Voltage − V
Figure 13
Figure 12
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
12
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
125
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
TYPICAL CHARACTERISTICS
LOW-TO-HIGH-LEVEL
OUTPUT RESPONSE TIME
vs
SUPPLY VOLTAGE
HIGH-TO-LOW-LEVEL
OUTPUT RESPONSE TIME
vs
SUPPLY VOLTAGE
5
CL = 15 pF
RL = 5.1 kΩ (pullup to VDD)
TA = 25°C
5
CL = 15 pF
RL = 5.1 kΩ (pullup to VDD)
TA = 25°C
4.5
t PHL − High-to-Low Level
Output Propagation Delay Time − µs
t PLH − Low-to-High-Level
Output Propagation Delay Time − µs
6
Overdrive = 2 mV
4
5 mV
3
10 mV
2
20 mV
40 mV
1
4
3.5
Overdrive = 2 mV
3
2.5
5 mV
2
1.5
10 mV
1
20 mV
0.5
40 mV
0
0
2
4
6
8
10
12
14
0
16
0
2
4
VDD − Supply Voltage − V
12
14
16
HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS INPUT OVERDRIVES
5
40 mV
20 mV
10 mV
5 mV
2 mV
VO − Output
Voltage − V
VO − Output
Voltage − V
10
Figure 15
LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS INPUT OVERDRIVES
40 mV
20 mV
10 mV
5 mV
2 mV
0
0
100
Differential Input
Voltage − mV
Differential Input
Voltage − mV
8
VDD − Supply Voltage − V
Figure 14
5
6
VDD = 5 V
CL = 15 pF
RL = 5.1 kΩ (pullup to VDD)
TA = 25°C
0
0
1
2
3
4
VDD = 5 V
CL = 15 pF
RL = 5.1 kΩ (pullup to VDD)
TA = 25°C
100
0
0
5
1
2
3
4
5
tPHL − High-to-Low-Level Output
Propagation Delay Time − µs
tPLH − Low-to-High-Level Output
Propagation Delay Time − µs
Figure 16
Figure 17
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
13
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
TYPICAL CHARACTERISTICS
OUTPUT FALL TIME
vs
SUPPLY VOLTAGE
60
50
CL = 100 pF
t f − Fall Time −ns
40
50 pF
30
15 pF
20
50-mV Overdrive
RL = 5.1 kΩ (pullup to VDD)
TA = 25°C
10
0
0
2
4
6
8
10
12
14
16
VDD − Supply Voltage − V
Figure 18
APPLICATION INFORMATION
The input should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic
discharge (ESD) protection structure. If either input exceeds this range, the device will not be damaged as long as
the input current is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within
the common-mode range. For example, at 25°C with VDD = 5 V, both inputs must remain between −0.2 V and 4 V
to assure proper device operation.
To assure reliable operation, the supply should be decoupled with a capacitor (0.1-µF) positioned as close to the
device as possible.
The TLC393 has internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested
under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices, as exposure
to ESD may result in the degradation of the device parametric performance.
Table of Applications
FIGURE
14
Pulse-width-modulated motor speed controller
19
Enhanced supply supervisor
20
Two-phase nonoverlapping clock generator
21
Micropower switching regulator
28
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
APPLICATION INFORMATION
12 V
12 V
SN75603
Half-H Driver
DIR
5V
EN
C2
(see Note A)
5.1 kΩ
+
5.1 kΩ
100 kΩ
+
10 kΩ
5V
−
10 kΩ
1/2 TLC393
Motor
C1
0.01 µF
(see Note B)
−
1/2 TLC393
12 V
DIR
SN75604
Half-H Driver
10 kΩ
5V
10 kΩ
Motor Speed Control
Potentiometer
EN
5V
Direction
Control
S1
SPDT
NOTES: A. The recommended minimum capacitance is 10 µF to eliminate common ground switching noise.
B. Adjust C1 for change in oscillator frequency.
Figure 19. Pulse-Width-Modulated Motor Speed Controller
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
15
SLCS115D − DECEMBER 1986 − REVISED JULY 2003
APPLICATION INFORMATION
5V
12 V
VCC
12-V
Sense
3.3 kΩ
RESIN
−
5V
10 kΩ
5.1 kΩ
+
1 kΩ
SENSE
TL7705A
RESET
To µP
Reset
1/2 TLC393
REF
CT
GND
2.5 V
12 V
1 µF
CT
(see Note B)
5.1 kΩ
+
VUNREG
(see Note A)
To µP Interrupt
Early Power Fail
R1
−
1/2 TLC393
R2
Monitors 5-VDC Rail
Monitors 12-VDC Rail
Early Power Fail Warning
(R1 +R2)
R2
B. The value of CT determines the time delay of reset.
NOTES: A. V UNREG + 2.5
Figure 20. Enhanced Supply Supervisor
16
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
SLCS115E − DECEMBER 1986 − REVISED JULY 2003
APPLICATION INFORMATION
12 V
12 V
R1
100 Ω
(see Note B)
R2
5 kΩ
(see Note C)
5.1 kΩ
−
5.1 kΩ
−
12 V
1OUT
+
1/2 TLC393
12 V
100 kΩ
+
1/2 TLC393
100 kΩ
22 kΩ
5.1 kΩ
C1
0.01 µF
(see Note A)
−
2OUT
100 kΩ
+
1/2 TLC393
R3
100 kΩ
(see Note B)
12 V
1OUT
2OUT
NOTES: A. Adjust C1 for a change in oscillator frequency where:
1/f = 1.85(100 kΩ)C1
B. Adjust R1 and R3 to change duty cycle
C. Adjust R2 to change deadtime
Figure 21. Two-Phase Nonoverlapping Clock Generator
•
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
•
17
PACKAGE OPTION ADDENDUM
www.ti.com
17-Sep-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
5962-9555101NXD
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
Q193M
Samples
5962-9555101NXDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
Q193M
Samples
5962-9555101QPA
ACTIVE
CDIP
JG
8
1
Non-RoHS
& Green
SNPB
N / A for Pkg Type
9555101QPA
TLC193M
Samples
TLC193MJGB
ACTIVE
CDIP
JG
8
1
Non-RoHS
& Green
SNPB
N / A for Pkg Type
9555101QPA
TLC193M
Samples
TLC393CD
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
C393C
Samples
TLC393CDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
C393C
Samples
TLC393CP
ACTIVE
PDIP
P
8
50
RoHS & Green
NIPDAU
N / A for Pkg Type
0 to 70
TLC393CP
Samples
TLC393CPS
ACTIVE
SO
PS
8
80
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
P393
Samples
TLC393CPSR
ACTIVE
SO
PS
8
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
P393
Samples
TLC393CPW
ACTIVE
TSSOP
PW
8
150
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
P393
Samples
TLC393CPWR
ACTIVE
TSSOP
PW
8
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
P393
Samples
TLC393CPWRG4
ACTIVE
TSSOP
PW
8
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
0 to 70
P393
Samples
TLC393ID
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C393I
Samples
TLC393IDG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C393I
Samples
TLC393IDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C393I
Samples
TLC393IDRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
C393I
Samples
TLC393IP
ACTIVE
PDIP
P
8
50
RoHS & Green
NIPDAU
N / A for Pkg Type
-40 to 85
TLC393IP
Samples
TLC393IPE4
ACTIVE
PDIP
P
8
50
RoHS & Green
NIPDAU
N / A for Pkg Type
-40 to 85
TLC393IP
Samples
TLC393IPW
ACTIVE
TSSOP
PW
8
150
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
Y393
Samples
Addendum-Page 1
-55 to 125
PACKAGE OPTION ADDENDUM
www.ti.com
17-Sep-2022
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TLC393IPWG4
ACTIVE
TSSOP
PW
8
150
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
Y393
Samples
TLC393IPWR
ACTIVE
TSSOP
PW
8
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
Y393
Samples
TLC393IPWRG4
ACTIVE
TSSOP
PW
8
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
Y393
Samples
TLC393QDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
C393Q
Samples
TLC393QDRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
C393Q
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
