0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TLC5628IDWG4

TLC5628IDWG4

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    SOIC16

  • 描述:

    8 Bit Digital to Analog Converter 8 16-SOIC

  • 数据手册
  • 价格&库存
TLC5628IDWG4 数据手册
TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 D D D D D D D D D Eight 8-Bit Voltage Output DACs 5-V Single-Supply Operation Serial Interface High-Impedance Reference Inputs Programmable 1 or 2 Times Output Range Simultaneous Update Facility Internal Power-On Reset Low-Power Consumption Half-Buffered Output N OR DW PACKAGE (TOP VIEW) DACB DACA GND DATA CLK VDD DACE DACF 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 DACC DACD REF1 LDAC LOAD REF2 DACH DACG applications D D D D D D Programmable Voltage Sources Digitally Controlled Amplifiers/Attenuators Mobile Communications Automatic Test Equipment Process Monitoring and Control Signal Synthesis description The TLC5628C and TLC5628I are octal 8-bit voltage output digital-to-analog converters (DACs) with buffered reference inputs (high impedance). The DACs produce an output voltage that ranges between either one or two times the reference voltages and GND and are monotonic. The device is simple to use, running from a single supply of 5 V. A power-on reset function is incorporated to ensure repeatable start-up conditions. Digital control of the TLC5628C and TLC5628I are over a simple three-wire serial bus that is CMOS compatible and easily interfaced to all popular microprocessor and microcontroller devices. The 12-bit command word comprises eight bits of data, three DAC select bits, and a range bit, the latter allowing selection between the times 1 or times 2 output range. The DAC registers are double buffered, allowing a complete set of new values to be written to the device, then all DAC outputs are updated simultaneously through control of LDAC. The digital inputs feature Schmitt triggers for high-noise immunity. The 16-terminal small-outline (D) package allows digital control of analog functions in space-critical applications. The TLC5628C is characterized for operation from 0°C to 70°C. The TLC5628I is characterized for operation from – 40°C to 85°C. The TLC5628C and TLC5628I do not require external trimming. AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (DW) PLASTIC DIP (N) 0°C to 70°C TLC5628CDW TLC5628CN – 40°C to 85°C TLC5628IDW TLC5628IN TA Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright  1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 functional block diagram REF1 14 + – DAC 9 Latch Latch 8 DAC Latch REF2 11 Latch 8 + – DAC Latch Latch 8 DAC Latch CLK DATA LOAD Latch 8 ×2 + – 2 ×2 + – 15 ×2 + – 7 ×2 + – 10 DACA DACD DACE DACH 5 4 Serial Interface 12 Power-On Reset 13 LDAC Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION CLK 5 I Serial interface clock. The input digital data is shifted into the serial interface register on the falling edge of the clock applied to the CLK terminal. DACA 2 O DAC A analog output DACB 1 O DAC B analog output DACC 16 O DAC C analog output DACD 15 O DAC D analog output DACE 7 O DAC E analog output DACF 8 O DAC F analog output DACG 9 O DAC G analog output DACH 10 O DAC H analog output DATA 4 I Serial interface digital data input. The digital code for the DAC is clocked into the serial interface register serially. Each data bit is clocked into the register on the falling edge of the clock signal. GND 3 I Ground return and reference terminal LDAC 13 I Load DAC. When LDAC is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is taken from high to low. LOAD 12 I Serial interface load control. When LDAC is low, the falling edge of the LOAD signal latches the digital data into the output latch and immediately produces the analog voltage at the DAC output terminal. REF1 14 I Reference voltage input to DAC ABCD. This voltage defines the analog output range. REF2 11 I Reference voltage input to DAC EFGH. This voltage defines the analog output range. VDD 6 I Positive supply voltage 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 detailed description The TLC5628 is implemented using eight resistor-string DACs. The core of each DAC is a single resistor with 256 taps, corresponding to the 256 possible codes listed in Table 1. One end of each resistor string is connected to GND and the other end is fed from the output of the reference input buffer. Monotonicity is maintained by use of the resistor strings. Linearity depends upon the matching of the resistor segments and upon the performance of the output buffer. Since the inputs are buffered, the DACs always present a high-impedance load to the reference sources. There are two input reference terminals; REF1 is used for DACA through DACD and REF2 is used by DACE through DACH. Each DAC output is buffered by a configurable-gain output amplifier, that can be programmed to times 1 or times 2 gain. On power up, the DACs are reset to CODE 0. Each output voltage is given by: V (DACA|B|C|D|E|F|G|H) O + REF CODE 256 (1 ) RNG bit value) where CODE is in the range 0 to 255 and the range (RNG) bit is a 0 or 1 within the serial control word. Table 1. Ideal Output Transfer D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 0 0 0 0 OUTPUT VOLTAGE GND 0 0 0 0 0 0 0 1 (1/256) × REF (1+RNG) • • • • • • • • • • • • • • • • • • 0 1 1 1 1 1 1 1 (127/256) × REF (1+RNG) 1 0 0 0 0 0 0 0 (128/256) × REF (1+RNG) • • • • • • • • • • • • • • • • • • 1 1 1 1 1 1 1 1 (255/256) × REF (1+RNG) data interface With LOAD high, data is clocked into the DATA terminal on each falling edge of CLK. Once all data bits have been clocked in, LOAD is pulsed low to transfer the data from the serial input register to the selected DAC as shown in Figure 1. When LDAC is low, the selected DAC output voltage is updated when LOAD goes low. When LDAC is high during serial programming, the new value is stored within the device and can be transferred to the DAC output at a later time by pulsing LDAC low as shown in Figure 2. Data is entered most significant bit (MSB) first. Data transfers using two 8-clock cycle periods are shown in Figures 3 and 4. CLK tsu(DATA-CLK) tv(DATA-CLK) DATA A2 A1 A0 tsu(LOAD-CLK) RNG D7 D6 D5 D4 D2 D1 D0 tsu(CLK-LOAD) tw(LOAD) LOAD DAC Update Figure 1. LOAD-Controlled Update (LDAC = Low) POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 data interface (continued) CLK tsu(DATA-CLK) tv(DATA-CLK) DATA A2 A1 A0 RNG D7 D6 D5 D4 D2 D1 D0 tsu(LOAD – LDAC) LOAD tw(LDAC) LDAC DAC Update Figure 2. LDAC-Controlled Update CLK Low CLK ÎÎÎÎÎ ÎÎÎÎÎ DATA A2 A1 A0 RNG LOAD ÎÎÎ ÎÎÎ D7 D6 D5 D4 D3 D2 D1 D0 ÎÎÎ ÎÎÎ LDAC Figure 3. Load-Controlled Update Using 8-Bit Serial Word (LDAC = Low) CLK Low CLK ÎÎÎÎÎ ÎÎÎÎÎ DATA A2 A1 ÎÎÎÎ ÎÎÎÎ A0 RNG D7 D6 D5 D4 D3 D2 D1 D0 ÎÎÎÎ ÎÎÎÎ LOAD LDAC Figure 4. LDAC-Controlled Update Using 8-Bit Serial Word Table 2 lists the A2, A1, and A0 bits and the selection of the updated DACs. The RNG bit controls the DAC output range. When RNG = low, the output range is between the applied reference voltage and GND, and when RNG = high, the range is between twice the applied reference voltage and GND. Table 2. Serial Input Decode 4 A2 A1 A0 DAC UPDATED 0 0 0 DACA 0 0 1 DACB 0 1 0 DACC 0 1 1 DACD 1 0 0 DACE 1 0 1 DACF 1 1 0 DACG 1 1 1 DACH POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 linearity, offset, and gain error using single-end supplies When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset voltage, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code depending on the magnitude of the offset voltage. The output amplifier, therefore, attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground. The output voltage remains at 0 V until the input code value produces a sufficient output voltage to overcome the inherent negative offset voltage, resulting in the transfer function shown in Figure 5. Output Voltage 0V DAC Code Negative Offset Figure 5. Effect of Negative Offset (Single Supply) This offset error, not the linearity error, produces the breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below ground. For a DAC, linearity is measured between the zero-input code (all inputs are 0) and the full-scale code (all inputs are 1) after offset and full scale are adjusted out or accounted for in some way. However, single-supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity in the unipolar mode is measured between full-scale code and the lowest code that produces a positive output voltage. The code is calculated from the maximum specification for the negative offset voltage. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 equivalent of inputs and outputs INPUT CIRCUIT OUTPUT CIRCUIT VDD VDD _ Input from Decoded DAC Register String Vref Input + DAC Voltage Output ×1 84 kΩ Output Range × 2 Select To DAC Resistor String ISINK 60 µA Typical 84 kΩ GND GND absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage (VDD – GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Digital input voltage range, VID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND – 0.3 V to VDD + 0.3 V Reference input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND – 0.3 V to VDD + 0.3 V Operating free-air temperature range, TA: TLC5628C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C TLC5628I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 50°C to 150°C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions MIN Supply voltage, VDD NOM 4.75 High-level voltage, VIH MAX UNIT 5.25 V 0.8 VDD V Low-level voltage, VIL 0.8 Reference voltage, Vref [A|B|C|D|E|F|G|H] VDD – 1.5 Analog full-scale output voltage, RL = 10 kΩ 3.5 V V V Load resistance, RL 10 kΩ Setup time, data input, tsu(DATA-CLK) (see Figures 1 and 2) 50 ns Valid time, data input valid after CLK↓, tv(DATA-CLK) (see Figures 1 and 2) 50 ns Setup time, CLK eleventh falling edge to LOAD, tsu(CLK-LOAD) (see Figure 1) 50 ns Setup time, LOAD↑ to CLK↓, tsu(LOAD-CLK) (see Figure 1) 50 ns Pulse duration, LOAD, tw(LOAD) (see Figure 1) 250 ns Pulse duration, LDAC, tw(LDAC) (see Figure 2) 250 ns Setup time, LOAD↑ to LDAC↓, tsu(LOAD-LDAC) (see Figure 2) 0 CLK frequency Operating free-air free air temperature, temperature TA 6 TLC5628C TLC5628I POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 ns 1 MHz 0 70 °C – 40 85 °C TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 electrical characteristics over recommended operating free-air temperature range, VDD = 5 V ± 5%, Vref = 2 V, × 1 gain output range (unless otherwise noted) PARAMETER IIH IIL High-level input current IO(sink) IO(source) Output sink current Ci TEST CONDITIONS Output source current 15 Linearity error (end point corrected) EZS Zero-scale error Vref = 2 V, Vref = 2 V, Differential-linearity error pF 4 mA ± 10 µA ±1 LSB × 2 gain (see Note 2) ± 0.9 LSB 30 mV × 2 gain (see Note 3) × 2 gain (see Note 5) Full-scale-error temperature coefficient Vref = 2 V, Vref = 2 V, Power supply rejection ratio See Notes 7 and 8 Full-scale error µA Vref = 2 V × 2 gain (see Note 1) Vref = 2 V, Vref = 2 V, Zero-scale-error temperature coefficient µA ± 10 mA Reference input capacitance EL ED ± 10 2 15 VDD = 5 V VDD = 5 V, UNIT µA Input capacitance Reference input current MAX 20 Each DAC output Supply current PSRR TYP VI = VDD VI = 0 V Low-level input current IDD Iref EFS MIN 0 × 2 gain (see Note 4) µV/°C 10 ± 60 × 2 gain (see Note 6) mV ± 25 µV/°C 0.5 mV/V NOTES: 1. Integral nonlinearity (INL) is the maximum deviation of the output from the line between zero and full scale (excluding the effects of zero code and full-scale errors). 2. Differential nonlinearity (DNL) is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code. 3. Zero-scale error is the deviation from zero voltage output when the digital input code is zero. 4. Zero-scale-error temperature coefficient is given by: ZSETC = [ZSE(Tmax) – ZSE(Tmin)]/Vref × 106/(Tmax – Tmin). 5. Full-scale error is the deviation from the ideal full-scale output (Vref – 1 LSB) with an output load of 10 kΩ. 6. Full-scale error temperature coefficient is given by: FSETC = [FSE(Tmax) – FSE (Tmin)]/Vref × 106/(Tmax – Tmin). 7. Zero-scale-error rejection ratio (ZSE RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the zero-code output voltage. 8. Full-scale-error rejection ratio (FSE RR) is measured by varying the VDD from 4.5 V to 5.5 V dc and measuring the proportion of this signal imposed on the full-scale output voltage. operating characteristics over recommended operating free-air temperature range, VDD = 5 V ± 5%, Vref = 2 V, × 1 gain output range (unless otherwise noted) TEST CONDITIONS Output slew rate CL = 100 pF, RL = 10 kΩ Output settling time To ± 0.5 LSB, CL = 100 pF, Large signal bandwidth MIN TYP 1 MAX UNIT V/µs 10 µs Measured at – 3 dB point 100 kHz Digital crosstalk CLK = 1-MHz square wave measured at DACA-DACD – 50 dB Reference feedthrough See Note 10 – 60 dB Channel-to-channel isolation See Note 11 – 60 dB Reference input bandwidth See Note 12 100 kHz RL = 10 kΩ, See Note 9 NOTES: 9. Settling time is the time between a LOAD falling edge and the DAC output reaching full-scale voltage within ± 0.5 LSB starting from an initial output voltage equal to zero. 10. Reference feedthrough is measured at any DAC output with an input code = 00 hex with a Vref input = 1 V dc + 1 Vpp at 10 kHz. 11. Channel-to-channel isolation is measured by setting the input code of one DAC to FF hex and the code of all other DACs to 00 hex with Vref input = 1 V dc + 1 Vpp at 10 kHz. 12. Reference bandwidth is the –3 dB bandwidth with an input at Vref = 1.25 V dc + 2 Vpp and with a full-scale digital input code. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 PARAMETER MEASUREMENT INFORMATION TLC5628 DACA DACB • • • DACH 10 kΩ CL = 100 pF Figure 6. Slew, Settling Time, and Linearity Measurements TYPICAL CHARACTERISTICS POSITIVE RISE AND SETTLING TIME LDAC 6 VDD = 5 V TA = 25°C Code 00 to FF Hex 4 Range = × 2 Vref = 2 V 2 0 VDD = 5 V TA = 25°C Code FF to 00 Hex Range = × 2 Vref = 2 V 4 2 0 0 8 LDAC 6 VO – Output Voltage – V VO – Output Voltage – V NEGATIVE FALL AND SETTLING TIME 2 4 6 8 10 12 14 16 18 0 2 4 6 8 10 t – Time – µs t – Time – µs Figure 7 Figure 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 12 14 16 18 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 TYPICAL CHARACTERISTICS DAC OUTPUT VOLTAGE vs OUTPUT LOAD DAC OUTPUT VOLTAGE vs OUTPUT LOAD 4 5 3.5 VO – DAC Output Voltage – V VO – DAC Output Voltage – V 4.8 4.6 4.4 4.2 4 3.8 3.6 VDD = 5 V, Vref = 2.5 V, Range = 2x 3.4 3 2.5 2 1.5 1 VDD = 5 V, Vref = 3.5 V, Range = 1x 0.5 3.2 0 3 0 10 20 30 40 50 60 70 80 RL – Output Load – kΩ 0 90 100 10 20 30 40 Figure 9 70 80 90 100 SUPPLY CURRENT vs TEMPERATURE 1.2 8 VDD = 5 V TA = 25°C Vref = 2 V Range = × 2 Input Code = 255 7 6 1.15 I DD – Supply Current – mA I O(source) – Output Source Current – mA 60 Figure 10 OUTPUT SOURCE CURRENT vs OUTPUT VOLTAGE 5 4 3 2 1.1 1.05 Range = × 2 Input Code = 255 VDD = 5 V Vref = 2V 1 0.95 0.9 0.85 1 0 50 RL – Output Load – kΩ 0 1 2 3 4 5 0.8 – 50 0 50 100 t – Temperature – °C VO – Output Voltage – V Figure 11 Figure 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 TYPICAL CHARACTERISTICS RELATIVE GAIN vs FREQUENCY RELATIVE GAIN vs FREQUENCY 10 0 –2 0 G – Relative Gain – dB G – Relative Gain – dB –4 –6 –8 – 10 – 12 – 14 VDD = 5 V TA = 25°C Vref = 1.25 Vdc + 2 Vpp Input Code = 255 – 16 – 18 – 20 – 10 – 20 – 30 – 40 – 50 – 60 1 10 VDD = 5 V TA = 25°C Vref = 2 Vdc + 0.5 Vpp Input Code = 255 100 1000 1 10 f – Frequency – kHz Figure 13 Figure 14 APPLICATION INFORMATION _ TLC5628 DACA DACB • • • DACH R NOTE A: Resistor R w 10 kΩ + Figure 15. Output Buffering Scheme 10 100 f – Frequency – kHz POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 VO 1000 10000 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 MECHANICAL DATA DW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 16 PIN SHOWN PINS ** 0.050 (1,27) 16 20 24 28 A MAX 0.410 (10,41) 0.510 (12,95) 0.610 (15,49) 0.710 (18,03) A MIN 0.400 (10,16) 0.500 (12,70) 0.600 (15,24) 0.700 (17,78) DIM 0.020 (0,51) 0.014 (0,35) 16 0.010 (0,25) M 9 0.419 (10,65) 0.400 (10,15) 0.010 (0,25) NOM 0.299 (7,59) 0.293 (7,45) Gage Plane 0.010 (0,25) 1 8 0°– 8° A 0.050 (1,27) 0.016 (0,40) Seating Plane 0.104 (2,65) MAX 0.012 (0,30) 0.004 (0,10) 0.004 (0,10) 4040000 / B 03/95 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). Falls within JEDEC MS-013 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 TLC5628C, TLC5628I OCTAL 8-BIT DIGITAL-TO-ANALOG CONVERTERS SLAS089E – NOVEMBER 1994 – REVISED APRIL 1997 MECHANICAL DATA N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE 16 PIN SHOWN PINS ** 14 16 18 20 A MAX 0.775 (19,69) 0.775 (19,69) 0.920 (23.37) 0.975 (24,77) A MIN 0.745 (18,92) 0.745 (18,92) 0.850 (21.59) 0.940 (23,88) DIM A 16 9 0.260 (6,60) 0.240 (6,10) 1 8 0.070 (1,78) MAX 0.035 (0,89) MAX 0.310 (7,87) 0.290 (7,37) 0.020 (0,51) MIN 0.200 (5,08) MAX Seating Plane 0.125 (3,18) MIN 0.100 (2,54) 0.021 (0,53) 0.015 (0,38) 0.010 (0,25) M 0°– 15° 0.010 (0,25) NOM 14/18 PIN ONLY 4040049/C 08/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001) 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PACKAGE OPTION ADDENDUM www.ti.com 14-Oct-2022 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) Samples (4/5) (6) TLC5628CDW ACTIVE SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC5628C Samples TLC5628CDWR ACTIVE SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC5628C Samples TLC5628CN ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC5628CN Samples TLC5628IDW ACTIVE SOIC DW 16 40 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC5628I Samples TLC5628IDWR ACTIVE SOIC DW 16 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC5628I Samples TLC5628IN ACTIVE PDIP N 16 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TLC5628IN Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
TLC5628IDWG4 价格&库存

很抱歉,暂时无法提供与“TLC5628IDWG4”相匹配的价格&库存,您可以联系我们找货

免费人工找货