TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
D
D
D
D
D
D
D
D
TLV2342
D OR P PACKAGE
(TOP VIEW)
Wide Range of Supply Voltages Over
Specified Temperature Range:
– 40°C to 85°C . . . 2 V to 8 V
Fully Characterized at 3 V and 5 V
Single-Supply Operation
Common-Mode Input-Voltage Range
Extends Below the Negative Rail and Up to
VDD – 1 V at 25°C
Output Voltage Range Includes Negative
Rail
High Input Impedance . . . 1012 Ω Typical
ESD-Protection Circuitry
Designed-In Latch-Up Immunity
1OUT
1IN –
1IN +
VDD– / GND
1
8
2
7
3
6
4
5
VDD
2OUT
2IN –
2IN +
TLV2342
PW PACKAGE
(TOP VIEW)
1
2
3
4
1OUT
1IN–
1IN +
VDD – / GND
description
8
7
6
5
VDD +
2OUT
2IN –
2IN +
TLV2344
D OR N PACKAGE
(TOP VIEW)
The TLV234x operational amplifiers are in a family
of devices that has been specifically designed for
use in low-voltage single-supply applications.
Unlike other products in this family designed
primarily to meet aggressive power consumption
specifications, the TLV234x was developed to
offer ac performance approaching that of a BiFET
operational amplifier while operating from a
single-supply rail. At 3 V, the TLV234x has a
typical slew rate of 2.1 V/µs and 790-kHz
unity-gain bandwidth.
1OUT
1IN –
1IN +
VDD +
2IN +
2N –
2OUT
Each amplifier is fully functional down to a
minimum supply voltage of 2 V and is fully
characterized, tested, and specified at both 3-V
and 5-V power supplies over a temperature range
of – 40°C to 85°C. The common-mode input
voltage range includes the negative rail and
extends to within 1 V of the positive rail.
1
14
2
13
3
12
4
11
5
10
6
9
7
8
4OUT
4IN –
4IN +
VDD – / GND
3IN +
3IN –
3OUT
TLV2344
PW PACKAGE
(TOP VIEW)
1OUT
1IN –
1IN +
VDD+
2IN +
2IN –
2OUT
1
7
14
8
4OUT
4IN –
4IN +
VDD – / GND
3IN +
3IN –
3OUT
AVAILABLE OPTIONS
PACKAGED DEVICES
TA
– 40°C to 85°C
VIOmax
AT 25°C
SMALL OUTLINE†
(D)
PLASTIC DIP
(N)
PLASTIC DIP
(P)
TSSOP‡
(PW)
CHIP FORM§
(Y)
9 mV
TLV2342ID
—
TLV2342IP
TLV2342IPWLE
TLV2342Y
10 mV
TLV2344ID
TLV2344IN
—
TLV2344IPWLE
TLV2344Y
† The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2342IDR).
‡ The PW package is only available left-end taped and reeled (e.g., TLV2342IPWLE).
§ Chip forms are tested at 25°C only.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
LinCMOS is a trademark of Texas Instruments Incorporated.
Copyright 1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
description (continued)
Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate
LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input
bias currents. These parameters combined with good ac performance make the TLV234x effectual in
applications such as high-frequency filters and wide-bandwidth sensors.
To facilitate the design of small portable equipment, the TLV234x is made available in a wide range of package
options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has
significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only
1.1 mm makes it particularly attractive when space is critical.
The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The
TLV234x incorporates internal ESD-protection circuits that prevents functional failures at voltages up to
2000 V as tested under MIL-PRF-38535, Method 3015.2; however, care should be exercised in handling these
devices as exposure to ESD may result in the degradation of the device parametric performance.
TLV2342Y chip information
This chip, when properly assembled, displays characteristics similar to the TLV2342. Thermal compression or
ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive
epoxy or a gold-silicon preform.
BONDING PAD ASSIGNMENTS
(5)
(4)
(3)
(3)
1IN +
(6)
(2)
59
(2)
1IN –
2IN +
(5)
(6)
2IN –
VDD
(8)
+
(1)
1OUT
–
+
(7)
2OUT
–
(4)
VDD – /GND
(7)
(1)
(8)
CHIP THICKNESS: 15 MILS TYPICAL
BONDING PADS: 4 × 4 MILS MINIMUM
TJmax = 150°C
72
TOLERANCES ARE ± 10%.
ALL DIMENSIONS ARE IN MILS.
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2344Y chip information
This chip, when properly assembled, displays characteristics similar to the TLV2344. Thermal compression or
ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive
epoxy or a gold-silicon preform.
VDD
(4)
BONDING PAD ASSIGNMENTS
(3)
(14)
(13)
(12) (11)
(10)
(9)
(8)
+
1IN +
–
1IN –
(3)
(5)
+
2IN +
–
2IN –
(10)
+
3IN +
–
3IN –
(12)
+
4IN +
(2)
(3)
(4) (5)
(6)
(7)
(8)
3OUT
(9)
(1)
(7)
2OUT
(6)
68
(1)
1OUT
(2)
(14)
4OUT
(13)
–
4IN –
(11)
VDD – /GND
108
CHIP THICKNESS: 15 MILS TYPICAL
BONDING PADS: 4 × 4 MILS MINIMUM
TJmax = 150°C
TOLERANCES ARE ± 10%.
ALL DIMENSIONS ARE IN MILS.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
equivalent schematic (each amplifier)
VDD
P3
P4
R6
P1
IN –
N5
P2
R2
R1
IN +
P5
C1
R5
N3
P6
OUT
N4
N1
R3
D1
N2
N6
D2
R4
N7
R7
GND
ACTUAL DEVICE COMPONENT COUNT†
TLV2342
TLV2344
Transistors
COMPONENT
54
108
Resistors
14
28
Diodes
4
8
Capacitors
2
4
† Includes both amplifiers and all ESD, bias, and trim
circuitry.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDD ±
Input voltage range, VI (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to VDD
Input current, II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 5 mA
Output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 30 mA
Duration of short-circuit current at (or below) TA = 25°C (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . unlimited
Continuous total dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at the noninverting input with respect to the inverting input.
3. The output may be shorted to either supply. Temperature and /or supply voltages must be limited to ensure that the maximum
dissipation rating is not exceeded (see application selection).
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 85°C
POWER RATING
D–8
725 mW
5.8 mW/°C
377 mW
D–14
950 mW
7.6 mW/°C
494 mW
N
1575 mW
5.6 mW/°C
364 mW
P
1000 mW
8.0 mW/°C
520 mW
PW–8
525 mW
4.2 mW/°C
273 mW
PW–14
700 mW
6.0 mW/°C
340 mW
recommended operating conditions
Supply voltage, VDD
Common mode input voltage,
Common-mode
voltage VIC
VDD = 3 V
VDD = 5 V
Operating free-air temperature, TA
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
MIN
MAX
2
8
– 0.2
1.8
– 0.2
3.8
– 40
85
UNIT
V
V
°C
5
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2342I electrical characteristics at specified free-air temperature
TLV2342I
PARAMETER
TEST CONDITIONS
VO = 1 V,
V
RS = 50 Ω
Ω,
RL = 10 kΩ
VIC = 1 V
V,
VIO
Input offset voltage
αVIO
Average temperature
coefficient of input offset
voltage
IIO
Input offset current
(see Note 4)
VO = 1 V,
V
VIC = 1 V
IIB
Input bias current (see Note 4)
VO = 1 V,
V
VIC = 1 V
VICR
TA†
VDD = 3 V
MIN
TYP
MAX
VDD = 5 V
MIN
TYP
MAX
25°C
06
0.6
11
1.1
High level output voltage
High-level
VOL
Low level output voltage
Low-level
AVD
g
g
Large-signal
differential
voltage amplification
CMRR Common-mode
Common mode rejection ratio
VIC = 1 V
V,
VID = 100 mV,
mV
IOH = – 1 mA
VIC = 1 V
V,
VID = – 100 mV,
mV
IOL = 1 mA
VIC = 1 V
V,
RL = 10 kΩ
kΩ,
See Note 6
11
25°C to
85°C
27
2.7
25°C
0.1
85°C
22
25°C
0.6
85°C
175
25°C
– 0.2
to
2
Full range
g
– 0.2
to
1.8
25°C
1 75
1.75
Full range
1.7
11
µV/°C
27
2.7
0.1
1000
24
2000
200
1000
0.6
– 0.3
to
2.3
– 0.2
to
4
2000
– 0.3
to
4.2
32
3.2
pA
V
– 0.2
to
3.8
19
1.9
pA
V
37
3.7
V
25°C
3
120
150
90
150
mV
Full range
190
25°C
3
Full range
2
25°C
65
Full range
60
25°C
70
Full range
65
11
190
5
23
V/mV
V
VO = 1 V,
VIC
min
C = VICR
C min,
RS = 50 Ω
kSVR
S
ly lt g rejection
j ti ratio
ti
Supply-voltage
(∆VDD /∆VIO)
V
VIC = 1 V,
RS = 50 Ω
V
VO = 1 V,
IDD
Supply
Su
ly current
V
VO = 1 V,
No load
V
VIC = 1 V,
3.5
78
65
80
dB
25°C
Full range
60
95
70
95
dB
65
0 65
0.65
3
14
1.4
4
† Full range is – 40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At VDD = 5 V, VO = 0.25 V to 2 V; at VDD = 3 V, VO = 0.5 V to 1.5 V.
6
9
mV
Full range
Common-mode input voltage
g
range (see Note 5)
VOH
9
UNIT
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
32
3.2
4.4
mA
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2342I operating characteristics at specified free-air temperature, VDD = 3 V
PARAMETER
SR
Slew rate at unity gain
TEST CONDITIONS
VIC = 1 V
V,
RL = 10 kΩ
kΩ,
S Figure
See
Fi
34
VI(PP) = 1 V
V,
CL = 20 pF
F,
TA
TLV2342I
MIN
TYP
25°C
21
2.1
85°C
17
1.7
25°C
25
MAX
UNIT
V/µs
Vn
Equivalent input noise voltage
f = 1 kHz,,
See Figure 35
RS = 20 Ω,,
BOM
Maximum output
output-swing
swing bandwidth
VO = VOH,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 34
25°C
170
85°C
145
B1
Unity gain bandwidth
Unity-gain
VI = 10 mV,,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 36
25°C
790
85°C
690
f = B1,
RL = 10 kΩ,
53°
Phase margin
VI = 10 mV,
CL = 20 pF,
See Figure 36
– 40°C
φm
25°C
49°
85°C
47°
nV/√Hz
kHz
kHz
TLV2342I operating characteristics at specified free-air temperature, VDD = 5 V
PARAMETER
SR
Slew rate at unity gain
TEST CONDITIONS
VIC = 1 V
V,
RL = 10 kΩ,,
CL = 20 pF,
See
34
S Figure
Fi
VI(PP) = 1 V
VI(PP) = 2
2.5
5V
TA
TLV2342I
MIN
TYP
25°C
3.6
85°C
2.8
25°C
2.9
85°C
2.3
25°C
25
Vn
Equivalent input noise voltage
f = 1 kHz,,
See Figure 35
RS = 20 Ω,,
BOM
swing bandwidth
Maximum output
output-swing
VO = VOH,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 34
25°C
320
85°C
250
B1
Unity gain bandwidth
Unity-gain
VI = 10 mV,,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 36
25°C
1.7
85°C
1.2
φm
Phase margin
VI = 10 mV,
CL = 20 pF,
See Figure 36
f = B1,
RL = 10 kΩ,
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
– 40°C
49°
25°C
46°
85°C
43°
MAX
UNIT
V/µs
nV/√Hz
kHz
kHz
7
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2344I electrical characteristics at specified free-air temperature
TLV2344I
PARAMETER
VIO
Input offset voltage
αVIO
Average temperature coefficient of
input offset voltage
IIO
Input offset current (see Note 4)
IIB
Input bias current (see Note 4)
VICR
TEST
CONDITIONS
VO = 1 V,
VIC = 1 V,,
RS = 50 Ω,
RL = 10 kΩ
TA†
VDD = 3 V
MIN
TYP
MAX
VDD = 5 V
MIN
TYP
MAX
25°C
11
1.1
11
1.1
12
2.7
VO = 1 V,,
VIC = 1 V
25°C
0.1
85°C
22
VO = 1 V,,
VIC = 1 V
25°C
0.6
85°C
175
25°C
– 0.2
to
2
Full range
g
– 0.2
to
1.8
25°C
1 75
1.75
Full range
1.7
Common-mode input voltage
g range
g
(see Note 5)
VIC = 1 V
V,
VID = 100 mV,
mV
IOH = – 1 mA
High level output voltage
High-level
VOL
Low level output voltage
Low-level
AVD
g
g
Large-signal
differential
voltage amplification
VIC = 1 V
V,
RL = 10 kΩ
kΩ,
See Note 6
CMRR
Common mode rejection ratio
Common-mode
V
VO = 1 V,
VIC
min
C = VICR
C min,
RS = 50 Ω
VIC = 1 V
V,
VID = – 100 mV,
mV
IOL = 1 mA
kSVR
Supply-voltage
y
g rejection
j
ratio
(∆VDD /∆VIO)
VIC = 1 V
V,
VO = 1 V,
V
RS = 50 Ω
IDD
Supply current
VO = 1 V,
V
VIC = 1 V
V,
No load
12
µV/°C
2.7
0.1
1000
24
1000
0.6
2000
– 0.3
to
2.3
200
– 0.2
to
4
2000
– 0.3
to
4.2
19
1.9
32
3.2
pA
pA
V
– 0.2
to
3.8
V
37
3.7
V
25°C
3
120
150
90
150
mV
Full range
190
25°C
3
Full range
2
25°C
65
Full range
60
25°C
70
Full range
65
11
190
5
23
V/mV
3.5
78
65
80
dB
60
95
70
95
dB
25°C
65
13
1.3
6
27
2.7
64
6.4
mA
Full range
8
† Full range is – 40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At VDD = 5 V, VO = 0.25 V to 2 V; at VDD = 3 V, VO = 0.5 V to 1.5 V.
8
10
mV
Full range
25°C to
85°C
VOH
10
UNIT
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
8.8
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2344I operating characteristics at specified free-air temperature, VDD = 3 V
PARAMETER
SR
Slew rate at unity gain
TEST CONDITIONS
VIC = 1 V
V,
RL = 10 kΩ
kΩ,
S Figure
See
Fi
34
VI(PP) = 1 V
V,
CL = 20 pF,
pF
TA
TLV2344I
MIN
TYP
25°C
21
2.1
85°C
17
1.7
25°C
25
MAX
UNIT
V/µs
Vn
Equivalent input noise voltage
f = 1 kHz,,
See Figure 35
RS = 20 Ω,,
BOM
Maximum output
output-swing
swing bandwidth
VO = VOH,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 34
25°C
170
85°C
145
B1
Unity gain bandwidth
Unity-gain
VI = 10 mV,,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 36
25°C
790
85°C
690
f = B1,
RL = 10 kΩ,
53°
Phase margin
VI = 10 mV,
CL = 20 pF,
See Figure 36
– 40°C
φm
25°C
49°
85°C
47°
nV/√Hz
kHz
kHz
TLV2344I operating characteristics at specified free-air temperature, VDD = 5 V
PARAMETER
SR
Slew rate at unity gain
TEST CONDITIONS
VIC = 1 V
V,
RL = 10 kΩ,,
CL = 20 pF,
See
34
S Figure
Fi
VI(PP) = 1 V
VI(PP) = 2
2.5
5V
TA
TLV2344I
MIN
TYP
25°C
3.6
85°C
2.8
25°C
2.9
85°C
2.3
25°C
25
Vn
Equivalent input noise voltage
f = 1 kHz,,
See Figure 35
RS = 20 Ω,,
BOM
swing bandwidth
Maximum output
output-swing
VO = VOH,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 34
25°C
320
85°C
250
B1
Unity gain bandwidth
Unity-gain
VI = 10 mV,,
RL = 10 kΩ,
CL = 20 pF,,
See Figure 36
25°C
1.7
85°C
1.2
φm
Phase margin
VI = 10 mV,
CL = 20 pF,
See Figure 36
f = B1,
RL = 10 kΩ,
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
– 40°C
49°
25°C
46°
85°C
43°
MAX
UNIT
V/µs
nV/√Hz
kHz
MHz
9
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2342Y electrical characteristics, TA = 25°C
TLV2342Y
PARAMETER
VIO
Input offset voltage
IIO
IIB
Input offset current (see Note 4)
Input bias current (see Note 4)
TEST CONDITIONS
VO = 1 V,
RS = 50 Ω,
VIC = 1 V,
RL = 10 kΩ
VO = 1 V,
VO = 1 V,
VIC = 1 V
VIC = 1 V
VDD = 3 V
MIN
TYP
MAX
VDD = 5 V
TYP
MAX
UNIT
MIN
0.6
1.1
mV
0.1
0.1
pA
0.6
0.6
pA
– 0.3
to
2.3
– 0.3
to
4.2
V
VICR
Common-mode input voltage
range (see Note 5)
VOH
High-level output voltage
VIC = 1 V,
IOH = – 1 mA
VID = 100 mV,
1.9
3.7
V
VOL
Low-level output voltage
VIC = 1 V
IOL = 1 mA
VID = 100 mV,
120
90
mV
AVD
Large-signal differential voltage
amplification
VIC = 1 V,
See Note 6
RL = 10 kΩ,
11
23
V/mV
CMRR
Common-mode rejection ratio
VO = 1 V,
RS = 50 Ω
VIC = VICRmin,
78
80
dB
kSVR
Supply-voltage rejection ratio
(∆VDD /∆VID)
VO = 1 V
RS = 50 Ω
VIC = 1 V,
95
95
dB
IDD
Supply current
VO = 1 V,
No load
VIC = 1 V,
0.65
1.4
mA
NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At VDD = 5 V, VO = 0.25 V to 2 V; at VDD = 3 V, VO = 0.5 V to 1.5 V.
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TLV2344Y electrical characteristics, TA = 25°C
TLV2344Y
PARAMETER
VIO
Input offset voltage
IIO
IIB
Input offset current (see Note 4)
Input bias current (see Note 4)
TEST CONDITIONS
VO = 1 V,
RL = 10 kΩ
VIC = 1 V,
RL = 10 kΩ
VO = 1 V,
VO = 1 V,
VIC = 1 V
VIC = 1 V
VDD = 3 V
MIN
TYP
MAX
VDD = 5 V
TYP
MAX
UNIT
MIN
1.1
1.1
mV
0.1
0.1
pA
0.6
0.6
pA
– 0.3
to
2.3
– 0.3
to
4.2
V
VICR
Common-mode input voltage
range (see Note 5)
VOH
High-level output voltage
VIC = 1 V,
IOH = – 1 mA
VID = 100 mV,
1.9
3.7
V
VOL
Low-level output voltage
VIC = 1 V,
IOL = 1 mA
VID = – 100 mV,
120
90
mV
AVD
Large-signal differential voltage
amplification
VIC = 1 V,
See Note 6
RL = 10 kΩ,
11
23
V/mV
CMRR
Common-mode rejection ratio
VO = 1 V,
RS = 50 Ω
VIC = VICRmin,
78
80
dB
kSVR
Supply-voltage rejection ratio
(∆VDD /∆VID)
VO = 1 V,
RS = 50 Ω
VIC = 1 V,
95
95
dB
IDD
Supply current
VO = 1 V,
No load
VIC = 1 V,
1.3
2.7
µA
NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At VDD = 5 V, VO = 0.25 V to 2 V; at VDD = 3 V, VO = 0.5 V to 1.5 V.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
VIO
αVIO
Input offset voltage
Distribution
1–4
Input offset voltage temperature coefficient
Distribution
5–8
IIB
IIO
Input bias current
vs Free-air temperature
Input offset current
vs Free-air temperature
9
VIC
Common-mode input voltage
vs Supply voltage
10
VOH
High-level output voltage
vs High-level output current
vs Supply voltage
vs Free-air temperature
11
12
13
VOL
Low-level output voltage
vs Common-mode input voltage
vs Free-air temperature
vs Differential input voltage
vs Low-level output current
14
15, 16
17
18
AVD
Large-signal differential voltage amplification
vs Supply voltage
vs Free-air temperature
vs Frequency
19
20, 21
22, 23
IDD
Supply current
vs Supply voltage
vs Free-air temperature
24
25
SR
Slew rate
vs Supply voltage
vs Free-air temperature
26
27
VO(PP)
Maximum peak-to-peak output voltage
vs Frequency
28
B1
Unity-gain bandwidth
vs Supply voltage
vs Free-air temperature
29
30
φm
Phase margin
vs Supply voltage
vs Free-air temperature
vs Load capacitance
31
32
33
Phase shift
vs Frequency
22, 23
Equivalent input noise voltage
vs Frequency
34
Vn
12
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
DISTRIBUTION OF TLV2342
INPUT OFFSET VOLTAGE
DISTRIBUTION OF TLV2342
INPUT OFFSET VOLTAGE
50
60
VDD = 3 V
TA = 25°C
P Package
50
Percentage of Units – %
Percentage of Units – %
40
30
20
VDD = 5 V
TA = 25°C
P Package
40
30
20
10
10
0
–5
–4 –3
–2
–1
0
1
2
3
4
0
–5
5
–4 –3
VIO – Input Offset Voltage – mV
–2
–1
0
1
2
3
4
5
4
5
VIO – Input Offset Voltage – mV
Figure 1
Figure 2
DISTRIBUTION OF TLV2344
INPUT OFFSET VOLTAGE
DISTRIBUTION OF TLV2344
INPUT OFFSET VOLTAGE
60
50
VDD = 3 V
TA = 25°C
N Package
50
VDD = 5 V
TA = 25°C
N Package
Percentage of Units – %
Percentage of Units – %
40
30
20
40
30
20
10
10
0
–5
–4 –3
–2 –1
0
1
2
3
4
5
0
–5
–4 –3
–2 –1
0
1
2
3
VIO – Input Offset Voltage – mV
VIO – Input Offset Voltage – mV
Figure 3
Figure 4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
DISTRIBUTION OF TLV2342
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
DISTRIBUTION OF TLV2342
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
50
60
VDD = 3 V
TA = 25°C to 85°C
P Package
50
Percentage of Units – %
Percentage of Units – %
40
30
20
10
VDD = 5 V
TA = 25°C to 85°C
P Package
Outliers:
(1) 20.5 mV/°C
40
30
20
10
0
–10 – 8
–6
–4
–2
0
2
4
6
8
0
–10 – 8
10
αVIO – Temperature Coefficient – µV/°C
–6
–4
6
8
10
60
VDD = 3 V
TA = 25°C to 85°C
N Package
Percentage of Units – %
Percentage of Units – %
4
DISTRIBUTION OF TLV2344
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
40
30
20
10
VDD = 5 V
TA = 25°C to 85°C
50 N Package
Outliers:
(1) 20.5 mV/°C
40
30
20
10
–6
–4
–2
0
2
4
6
8
10
αVIO – Temperature Coefficient – µV/°C
0
– 10 – 8
–6
–4
–2
0
Figure 8
POST OFFICE BOX 655303
2
4
6
8
αVIO – Temperature Coefficient – µV/°C
Figure 7
14
2
Figure 6
DISTRIBUTION OF TLV2344
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
0
– 10 – 8
0
αVIO – Temperature Coefficient – µV/°C
Figure 5
50
–2
• DALLAS, TEXAS 75265
10
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
COMMON-MODE INPUT VOLTAGE
vs
SUPPLY VOLTAGE
8
104
VDD = 3 V
VIC = 1 V
See Note A
103
102
IIB
101
IIO
1
0.1
25
TA = 25°C
Positive Limit
VIC
V
IC – Common-Mode Input Voltage – V
IIB
I IB and IIIO
IO – Input Bias and Offset Currents – pA
INPUT BIAS CURRENT AND INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE
6
4
2
0
45
65
85
105
TA – Free-Air Temperature – °C
0
125
2
4
6
VDD – Supply Voltage – V
8
NOTE: The typical values of input bias current and input offset
current below 5 pA were determined mathematically.
Figure 10
Figure 9
HIGH-LEVEL OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
8
VIC = 1 V
VID = 100 mV
TA = 25°C
4
VV0H
OH – High-Level Output Voltage – V
VV0H
OH – High-Level Output Voltage – V
5
VDD = 5 V
3
VDD = 3 V
2
1
VIC = 1 V
VID = 100 mV
RL = 10 kΩ
TA = 25°C
6
4
2
0
0
0
–2
–4
–6
–8
0
IOH – High-Level Output Current – mA
2
4
6
VDD – Supply Voltage – V
8
Figure 12
Figure 11
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
700
VDD = 3 V
VIC = 1 V
VID = 100 mV
2.4
1.8
1.2
0.6
IOH = – 500 µA
IOH = – 1 mA
IOH = – 2 mA
IOH = – 3 mA
IOH = – 4 mA
0
– 75
– 50
VDD = 5 V
IOL = 5 mA
TA = 25°C
650
VOL – Low-Level Output Voltage – mV
VOL
VV0H
OH – High-Level Output Voltage – V
3
LOW-LEVEL OUTPUT VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE
– 25
0
25
50
75 100
TA – Free-Air Temperature – °C
600
550
VID = – 100 mV
500
450
400
VID = –1 V
350
300
125
0
0.5
1
1.5
2
2.5
3
3.5
VIC – Common-Mode Input Voltage – V
Figure 13
Figure 14
LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
900
VDD = 3 V
VIC = 1 V
VID = – 100 mV
IOL = 1 mA
VOL
VOL – Low-Level Output Voltage – mV
VOL
VOL – Low-Level Output Voltage – mV
200
175
150
125
100
75
800
700
VDD = 5 V
VIC = 0.5 V
VID = – 1 V
IOL = 5 mA
600
500
400
300
200
100
50
– 75
– 50
– 25
0
25
50
75 100
TA – Free-Air Temperature – °C
125
0
– 75
– 50
Figure 15
16
4
– 25
0
25
50
75 100
TA – Free-Air Temperature – °C
Figure 16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
125
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
LOW-LEVEL OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE
1
VDD = 5 V
VIC = |VID / 2|
IOL = 5 mA
TA = 25°C
700
600
VOL – Low-Level Output Voltage – V
VOL
VOL
VOL – Low-Level Output Voltage – mV
800
500
400
300
200
100
VIC = 1 V
VID = – 100 mV
TA = 25°C
0.9
0.8
VDD = 5 V
0.7
0.6
0.5
0.4
VDD = 3 V
0.3
0.2
0.1
0
0
0
–1
–2
–3
–4
–5
–6
–7
VID – Differential Input Voltage – V
7
1
2
3
4
5
6
IOL – Low-Level Output Current – mA
0
–8
Figure 18
Figure 17
TLV2342
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
SUPPLY VOLTAGE
50
60
RL = 10 kΩ
45
A VD – Large-Signal Differential Voltage
Amplification – V/mV
A VD – Large-Signal Differential Voltage
Amplification – V/mV
RL = 10 kΩ
50
TA = – 40°C
40
30
20
TA = 25°C
TA = 85°C
10
0
8
0
2
4
6
8
40
35
30
VDD = 5 V
25
20
15
VDD = 3 V
10
5
0
– 75
– 50
– 25
0
25
50
75
100
125
TA – Free-Air Temperature – °C
VDD – Supply Voltage – V
Figure 20
Figure 19
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
TLV2344
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE
2000
A VD – Large-Signal Differential Voltage
Amplification – V/mV
RL = 1 MΩ
1800
1600
1400
1200
1000
800
VDD = 5 V
600
VDD = 3 V
400
200
0
– 75
– 50
– 25
0
25
50
75 100
TA – Free-Air Temperature – °C
125
Figure 21
107
VDD = 3 V
RL = 1 MΩ
CL = 20 pF
TA = 25°C
106
105
– 30°
0°
104
30°
AVD
103
60°
102
90°
Phase Shift
101
120°
1
150°
0.1
10
100
1k
10 k
100 k
1M
f – Frequency – Hz
Figure 22
18
– 60°
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
180°
10 M
Phase Shift
A VD – Large-Signal Differential Voltage Amplification
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE MARGIN
vs
FREQUENCY
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
107
VDD = 5 V
RL = 1 MΩ
CL = 20 pF
TA = 25°C
106
105
– 60°
– 30°
30°
AVD
103
60°
102
Phase Shift
0°
104
90°
Phase Shift
101
120°
1
150°
0.1
10
100
1k
10 k
100 k
1M
180°
10 M
f – Frequency – Hz
Figure 23
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
5
VIC = 1 V
VO = 1 V
No Load
4
IIDD
DD – Supply Current – mA
A VD – Large-Signal Differential Voltage Amplification
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE MARGIN
vs
FREQUENCY
TA = – 40°C
3
TA = 25°C
2
TA = 85°C
1
0
0
2
4
6
8
VDD – Supply Voltage – V
Figure 24
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
19
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE
SLEW RATE
vs
SUPPLY VOLTAGE
4
8
VIC = 1 V
VO = 1 V
No Load
7
3
SR – Slew Rate – V/us
V/µ s
IIDD
DD – Supply Current – mA
3.5
VDD = 5 V
2.5
2
1.5
VDD = 3 V
6
5
4
3
1
2
0.5
1
0
– 75
VI(PP) = 1 V
AV = 1
RL = 10 kΩ
CL = 20 pF
TA = 25°C
0
– 50
– 25
0
25
50
75
100
0
125
2
TA – Free-Air Temperature – °C
MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY
SR – Slew Rate – V/us
V/µ s
5
VDD = 5 V
4
3
VDD = 3 V
1
– 50
– 25
0
25
50
75
100
125
VO9PP)
VO(PP) – Maximum Peak-to-Peak Output Voltage – V
SLEW RATE
vs
FREE-AIR TEMPERATURE
6
0
– 75
5
RL = 10 kΩ
4
VDD = 5 V
3
VDD = 3 V
2
TA = – 40°C
TA = 25°C
1
TA = 85°C
0
10
TA – Free-Air Temperature – °C
Figure 27
20
8
Figure 26
VI(PP) = 1 V
AV = 1
RL = 10 kΩ
CL = 20 pF
2
6
Figure 25
8
7
4
VDD – Supply Voltage – V
100
1000
f – Frequency – kHz
Figure 28
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
10000
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
UNITY-GAIN BANDWIDTH
vs
FREE-AIR TEMPERATURE
UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE
2.1
3.5
BB1
1 – Unity-Gain Bandwidth – MHz
1.9
1.7
B1
B 1 – Unity-Gain Bandwidth – MHz
VI = 3 mV
RL = 10 kΩ
CL = 20 pF
TA = 25°C
1.5
1.3
1.1
0.9
0.7
0.5
VI = 10 mV
RL = 10 kΩ
CL = 20 pF
2.9
2.3
VDD = 5 V
1.7
1.1
VDD = 3 V
0.3
0.5
– 75
0.1
0
1
2
3
4
5
6
7
8
– 50
VDD – Supply Voltage – V
– 25
0
25
50
75 100
TA – Free-Air Temperature – °C
Figure 29
Figure 30
PHASE MARGIN
vs
SUPPLY VOLTAGE
PHASE MARGIN
vs
FREE-AIR TEMPERATURE
53°
60°
VI = 10 mV
RL = 10 kΩ
CL = 20 pF
TA = 25°C
58°
56°
φ m – Phase Margin
om
51°
φ m – Phase Margin
om
125
49°
VI = 10 mV
RL = 10 kΩ
CL = 20 pF
54°
52°
VDD = 3 V
50°
48°
46°
47°
VDD = 5 V
44°
42°
45°
0
2
4
6
VDD – Supply Voltage – V
8
40°
– 75
– 50
Figure 31
– 25
0
25
50
75 100
TA – Free-Air Temperature – °C
125
Figure 32
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
21
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL CHARACTERISTICS
PHASE MARGIN
vs
LOAD CAPACITANCE
EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY
50°
Vn
nV HzHz
Vn – Equivalent Input Noise Voltage – nV/
400
45°
φ m – Phase Margin
om
VDD = 3 V
40°
VDD = 5 V
35°
30°
25°
VI = 10 mV
RL = 10 kΩ
TA = 25°C
0
10
20
30
40
50
60
70
80
90
100
300
250
200
150
VDD = 5 V
100
50
0
1
CL – Load Capacitance – pF
VDD = 3 V
10
Figure 34
POST OFFICE BOX 655303
100
f – Frequency – Hz
Figure 33
22
RS = 20 Ω
TA = 25°C
350
• DALLAS, TEXAS 75265
1000
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
PARAMETER MEASUREMENT INFORMATION
single-supply versus split-supply test circuits
Because the TLV234x is optimized for single-supply operation, circuit configurations used for the various tests
often present some inconvenience since the input signal, in many cases, must be offset from ground. This
inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative
rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives
the same result.
VDD
VDD +
–
VI
–
VO
+
CL
VO
+
VI
CL
RL
RL
VDD –
(b) SPLIT SUPPLY
(a) SINGLE SUPPLY
Figure 35. Unity-Gain Amplifier
2 kΩ
2 kΩ
VDD
VDD +
20 Ω
–
1/2 VDD
–
VO
+
+
VO
20 Ω
20 Ω
20 Ω
VDD –
(a) SINGLE SUPPLY
(b) SPLIT SUPPLY
Figure 36. Noise-Test Circuit
10 kΩ
10 kΩ
VDD
VDD +
100 Ω
VI
–
1/2 VDD
+
VO
VI
100 Ω
–
+
VO
CL
CL
VDD –
(a) SINGLE SUPPLY
(b) SPLIT SUPPLY
Figure 37. Gain-of-100 Inverting Amplifier
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
23
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
PARAMETER MEASUREMENT INFORMATION
input bias current
Because of the high input impedance of the TLV234x operational amplifier, attempts to measure the input bias
current can result in erroneous readings. The bias current at normal ambient temperature is typically less than
1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid
erroneous measurements:
•
•
Isolate the device from other potential leakage sources. Use a grounded shield around and between the
device inputs (see Figure 38). Leakages that would otherwise flow to the inputs are shunted away.
Compensate for the leakage of the test socket by actually performing an input bias current test (using a
picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
subtracting the open-socket leakage readings from the readings obtained with a device in the test
socket.
Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop
technique with a resistor in series with the device input to measure the input bias current (the voltage
drop across the series resistor is measured and the bias current is calculated). This method requires
that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading
is not feasible using this method.
7
1
V = VIC
8
14
Figure 38. Isolation Metal Around Device Inputs
(N or P package )
low-level output voltage
To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This
compromise results in the device low-level output voltage being dependent on both the common-mode input
voltage level as well as the differential input voltage level. When attempting to correlate low-level output
readings with those quoted in the electrical specifications, these two conditions should be observed. If
conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.
input offset voltage temperature coefficient
Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This
parameter is actually a calculation using input offset voltage measurements obtained at two different
temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device
and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input
offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the
moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be
performed at temperatures above freezing to minimize error.
full-power response
Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage
swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is
24
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
PARAMETER MEASUREMENT INFORMATION
generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal
input signal until the maximum frequency is found above which the output contains significant distortion. The
full-peak response is defined as the maximum output frequency, without regard to distortion, above which full
peak-to-peak output swing cannot be maintained.
Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified
in this data sheet and is measured using the circuit of Figure 35. The initial setup involves the use of a sinusoidal
input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is
increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same
amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained
(Figure 39). A square wave is used to allow a more accurate determination of the point at which the maximum
peak-to-peak output is reached.
(a) f = 100 Hz
(b) BOM > f > 100 Hz
(c) f = BOM
(d) f > BOM
Figure 39. Full-Power-Response Output Signal
test time
Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume,
short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET
devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more
pronounced with reduced supply levels and lower temperatures.
APPLICATION INFORMATION
single-supply operation
While the TLV234x performs well using dualpower supplies (also called balanced or split
supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as
well as an output voltage range that pulls down to
ground. The supply voltage range extends down
to 2 V, thus allowing operation with supply levels
commonly available for TTL and HCMOS.
Many single-supply applications require that a
voltage be applied to one input to establish a
reference level that is above ground. This virtual
ground can be generated using two large
resistors, but a preferred technique is to use a
virtual-ground generator such as the TLE2426
(see Figure 40).
POST OFFICE BOX 655303
VDD
R2
R1
VI
–
TLE2426
ǒ Ǔ
VO
+
V
O
+
V
– V
DD
I
2
R2
R1
) VDD
2
Figure 40. Inverting Amplifier With
Voltage Reference
• DALLAS, TEXAS 75265
25
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
APPLICATION INFORMATION
single-supply operation (continued)
The TLE2426 supplies an accurate voltage equal to VDD/2 while consuming very little power and is suitable for
supply voltages of greater than 4 V.
The TLV234x works well in conjunction with digital logic; however, when powering both linear devices and digital
logic from the same power supply, the following precautions are recommended:
•
•
Power the linear devices from separate bypassed supply lines (see Figure 41); otherwise, the linear
device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital
logic.
Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive
decoupling is often adequate; however, RC decoupling may be necessary in high-frequency
applications.
–
+
Logic
Logic
Logic
Power
Supply
(a) COMMON-SUPPLY RAILS
–
+
Logic
Logic
Logic
Power
Supply
(b) SEPARATE-BYPASSED SUPPLY RAILS (preferred)
Figure 41. Common Versus Separate Supply Rails
input characteristics
The TLV234x is specified with a minimum and a maximum input voltage that, if exceeded at either input, could
cause the device to malfunction. Exceeding this specified range is a common problem, especially in
single-supply operation. The lower range limit includes the negative rail, while the upper range limit is specified
at VDD – 1 V at TA = 25°C and at VDD – 1.2 V at all other temperatures.
The use of the polysilicon-gate process and the careful input circuit design gives the TLV234x very good input
offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS
devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant
implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the
polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset
voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.
Because of the extremely high input impedance and resulting low bias-current requirements, the TLV234x is
well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can
easily exceed bias-current requirements and cause a degradation in device performance.
26
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
APPLICATION INFORMATION
input characteristics (continued)
It is good practice to include guard rings around inputs (similar to those of Figure 38 in the Parameter
Measurement Information section). These guards should be driven from a low-impedance source at the same
voltage level as the common-mode input (see Figure 42).
The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.
–
Vi
+
VO
VI
–
+
(a) NONINVERTING AMPLIFIER
(b) INVERTING AMPLIFIER
VO
–
+
VI
VO
(c) UNITY-GAIN AMPLIFIER
Figure 42. Guard-Ring Schemes
noise performance
The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage
differential amplifier. The low input bias-current requirements of the TLV234x results in a very low noise current,
which is insignificant in most applications. This feature makes the device especially favorable over bipolar
devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit greater noise
currents.
feedback
Operational amplifiers circuits nearly always
employ feedback, and since feedback is the first
prerequisite for oscillation, a little caution is
appropriate. Most oscillation problems result from
driving capacitive loads and ignoring stray input
capacitance. A small-value capacitor connected
in parallel with the feedback resistor is an effective
remedy (see Figure 43). The value of this
capacitor is optimized empirically.
–
+
Figure 43. Compensation for Input Capacitance
electrostatic-discharge protection
The TLV234x incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional
failures at voltages up to 2000 V as tested under MIL-PRF-38535. Method 3015.2. Care should be exercised,
however, when handling these devices as exposure to ESD may result in the degradation of the device
parametric performance. The protection circuit also causes the input bias currents to be temperature dependent
and have the characteristics of a reverse-biased diode.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
27
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
APPLICATION INFORMATION
latch-up
Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV234x inputs
and outputs are designed to withstand – 100-mA surge currents without sustaining latch-up; however,
techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes
should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage
by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply
transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails
as close to the device as possible.
The current path established if latch-up occurs is usually between the positive supply rail and ground and can
be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply
voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the
forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of
latch-up occurring increases with increasing temperature and supply voltages.
VDD
output characteristics
The output stage of the TLV234x is designed to
sink and source relatively high amounts of current
(see Typical Characteristics). If the output is
subjected to a short-circuit condition, this
high-current capability can cause device damage
under certain conditions. Output current capability
increases with supply voltage.
Although the TLV234x possesses excellent
high-level output voltage and current capability,
methods are available for boosting this capability
if needed. The simplest method involves the use
of a pullup resistor (RP) connected from the output
to the positive supply rail (see Figure 44). There
are two disadvantages to the use of this circuit.
First, the NMOS pulldown transistor N4 (see
equivalent schematic) must sink a comparatively
large amount of current. In this circuit, N4 behaves
like a linear resistor with an on resistance between
approximately 60 Ω and 180 Ω, depending on
how hard the operational amplifier input is driven.
With very low values of RP , a voltage offset from
0 V at the output occurs. Secondly, pullup resistor
RP acts as a drain load to N4 and the gain of the
operational amplifier is reduced at output voltage
levels where N5 is not supplying the output
current.
IP
–
VI
RP
R
+
VO
IF
R2
IL
R1
P
* VO
+ IVDD
)I )I
F
L
P
IP = Pullup Current
Required by the
Operational Amplifier
(typically 500 µA)
RL
Figure 44. Resistive Pullup to Increase VOH
2.5 V
–
Vi
VO
+
CL
TA = 25°C
f = 1 kHz
VI(PP) = 1 V
– 2.5 V
Figure 45. Test Circuit for Output Characteristics
All operating characteristics of the TLV234x are measured using a 20-pF load. The device drives higher
capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower
frequencies thereby causing ringing, peaking, or even oscillation (see Figure 45 and Figure 46). In many cases,
adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.
28
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS
SLOS194 – FEBRUARY 1997
TYPICAL APPLICATION DATA
output characteristics (continued)
(a) CL = 20 pF, RL = NO LOAD
(b) CL = 130 pF, RL = NO LOAD
(c) CL = 150 pF, RL = NO LOAD
Figure 46. Effect of Capacitive Loads
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
29
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TLV2342ID
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
2342I
TLV2342IP
ACTIVE
PDIP
P
8
50
RoHS & Green
NIPDAU
N / A for Pkg Type
-40 to 85
TLV2342IP
TLV2342IPW
ACTIVE
TSSOP
PW
8
150
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
TY2342
TLV2344IN
ACTIVE
PDIP
N
14
25
RoHS & Green
NIPDAU
N / A for Pkg Type
-40 to 85
TLV2344IN
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
