Product
Folder
Order
Now
Technical
Documents
Support &
Community
Tools &
Software
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
TLV2401-Q1, TLV2402-Q1 16-V, Ultra-Low Power, 880-nA, RRIO Operational Amplifiers
With Reverse Battery Protection
1 Features
•
1
•
•
•
•
•
•
•
AEC-Q100 qualified for automotive applications
– Device temperature grade 1:
–40°C to 125°C TA
Nano-power operation: 880 nA/channel
Input common-mode range exceeds the rails: –0.1
V to VCC + 5 V
Reverse battery protection up to 18 V
Rail-to-rail input or output
Gain bandwidth product: 5.5 kHz
Wide supply voltage range: 2.5 V to 16 V
Industry standard packaging
– 5-pin SOT-23 (TLV2401-Q1)
– 8-pin MSOP (TLV2402-Q1)
2 Applications
•
•
•
•
•
•
Hybrid, electric, and power train systems
DC/DC converter
On-board charger (OBC) and wireless charger
Fuel cell and gasoline engine
Inverter and motor control
Telematics control unit
The low supply current is coupled with extremely low
input bias currents enabling them to be used with
mega-Ω resistors making them ideal for portable, long
active-life applications. DC accuracy is ensured with a
low typical offset voltage of 390 µV, CMRR of 120 dB
and minimum open loop gain of 130 V/mV at 2.7 V.
The supply voltage extends from 2.5 V to 16 V, with
electrical characteristics specified at 2.7 V, 5 V, and
15 V. The 2.5-V operation makes it compatible with
Li-Ion battery-powered systems and many micropower microcontrollers including TI’s MSP430 and
MSP432.
The single channel TLV2401-Q1 is available in a 5pin SOT-23 package, and the dual channel TLV2402Q1 is available in an 8-pin VSSOP. Both packages
are fully specified from –40°C to 125°C.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TLV2401-Q1
SOT-23 (5)
2.90 mm × 1.60 mm
TLV2402-Q1
VSSOP (8)
3.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Operational Amplifier
3 Description
Supply Current vs Supply Voltage
1.4
AV = 1
VIN = VCC / 2
TA = 25 °C
1.2
Supply Current, ICC (mA/Ch)
The TLV240x-Q1 (TLV2401-Q1 and TLV2402-Q1) is
a family of high voltage (16-V) nano-power
operational amplifiers (op amps). The TLV240x-Q1
has an impressively low quiescent current of just 880
nA (typical) and is ideal for battery-powered or
"always-on" applications, such as electric vehicle
monitoring and protection applications. Reverse
battery protection guards the amplifier from an
overcurrent condition due to improper battery
installation. For harsh environments, the inputs can
be taken 5 V above the positive supply rail without
damage to the device.
1.0
0.8
0.6
0.4
0.2
0
0
2
4
6
8
10 12
Supply Voltage, VCC (V)
14
16
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
4
4
4
5
5
6
9
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information for Single Channel ...................
Thermal Information for Dual Channel......................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 15
7.1 Overview ................................................................. 15
7.2 Functional Block Diagram ....................................... 15
7.3 Feature Description................................................. 15
7.4 Device Functional Modes........................................ 16
8
Application and Implementation ........................ 17
8.1 Application Information............................................ 17
8.2 Typical Application ................................................. 17
9 Power Supply Recommendations...................... 19
10 Layout................................................................... 20
10.1 Layout Guidelines ................................................. 20
10.2 Layout Example .................................................... 20
11 Device and Documentation Support ................. 22
11.1
11.2
11.3
11.4
11.5
11.6
Device Support......................................................
Related Links ........................................................
Support Resources ...............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
22
22
22
22
22
22
12 Mechanical, Packaging, and Orderable
Information ........................................................... 23
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (April 2011) to Revision A
Page
•
Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes,
Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section. .................................... 1
•
Removed TLV2404-Q1 information from the data sheet........................................................................................................ 1
•
Changed TLV2401-Q1 information from Preview to Active.................................................................................................... 1
2
Submit Documentation Feedback
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
5 Pin Configuration and Functions
TLV2401-Q1 DBV Package
5-Pin SOT-23
Top View
OUT
1
V±
2
IN+
3
5
V+
4
IN±
Not to scale
Table 1. Pin Functions
PIN
NAME
NO.
IN+
3
IN–
OUT
I/O
DESCRIPTION
I
Noninverting input
4
I
Inverting input
1
O
Output
V+
5
—
Positive (high) supply
V–
2
—
Negative (low) supply or ground (for single-supply operation)
TLV2402-Q1 DGK Package
8-Pin VSSOP
Top View
OUT1
1
8
V+
IN1±
2
7
OUT2
IN1+
3
6
IN2±
V±
4
5
IN2+
Not to scale
Table 2. Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
IN1+
3
I
Noninverting input, channel 1
IN1–
2
I
Inverting input, channel 1
IN2+
5
I
Noninverting input, channel 2
IN2–
6
I
Inverting input, channel 2
OUT1
1
O
Output, channel 1
OUT2
7
O
Output, channel 2
V+
8
—
Positive (high) supply
V–
4
—
Negative (low) supply or ground (for single-supply operation)
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
3
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating ambient temperature range (unless otherwise noted) (1)
MIN
MAX
0
17
Differential voltage (2)
–20
20
V
Current (2)
–10
10
mA
125
°C
150
°C
150
°C
Supply voltage, VS = (V+) – (V–)
Input pins
Output short-circuit (3)
–40
Junction temperature, TJ
Storage temperature, Tstg
(2)
(3)
V
Continuous
Operating ambient temperature, TA
(1)
UNIT
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be
current limited to 10 mA or less.
Short-circuit to ground, one amplifier per package.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±500
Machine-model (MM)
±200
Charged-device model (CDM), per JEDEC specification JESD22-C101
±1000
UNIT
V
AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
6.3 Recommended Operating Conditions
over operating ambient temperature range (unless otherwise noted)
VS
Supply voltage, (V+) – (V–)
VI
Input voltage range
TA
Specified temperature
4
Submit Documentation Feedback
Single supply
Split supply
MIN
MAX
2.5
16
UNIT
V
±1.25
±8
V
(V–) – 0.1
(V+) + 5
V
–40
125
°C
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
6.4 Thermal Information for Single Channel
TLV2401-Q1
THERMAL METRIC (1)
DBV (SOT-23)
UNIT
5 PINS
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case (top) thermal resistance
RθJB
Junction-to-board thermal resistance
ψJT
Junction-to-top characterization parameter
TBD
°C/W
ψJB
Junction-to-board characterization parameter
TBD
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
°C/W
(1)
324.1
°C/W
55
°C/W
TBD
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 Thermal Information for Dual Channel
TLV2402-Q1
THERMAL METRIC (1)
DGK (VSSOP)
UNIT
8 PINS
RθJA
Junction-to-ambient thermal resistance
259.9
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
54.2
°C/W
RθJB
Junction-to-board thermal resistance
TBD
°C/W
ψJT
Junction-to-top characterization parameter
TBD
°C/W
ψJB
Junction-to-board characterization parameter
TBD
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
5
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
6.6 Electrical Characteristics
For VS = (V+) – (V–) = 2.7 V to 16 V (±1.35 V to ±8 V) at TA = 25°C, RL = 500 kΩ connected to VS / 2, VCM = VS / 2, and VOUT
= VS / 2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
390
±1950
UNIT
OFFSET VOLTAGE
VOS
Input offset voltage
RS = 50 Ω
dVOS/dT
Input offset voltage
drift
RS = 50 Ω
TA = –40°C to 125°C
VCC = 2.7 V to 5 V
±2800
TA = –40°C to 125°C
±3
TLV2401-Q1
±1
±15
TLV2402-Q1
±1
±10
TA = –40°C to 125°C
PSRR
Power supply rejection
No load
ratio
µV/℃
±70
±1
VCC = 5 V to 15 V
µV
±10
TLV2401-Q1, TA =
–40°C to 125°C
±35
TLV2402-Q1, TA =
–40°C to 125°C
±14
μV/V
INPUT BIAS CURRENT
±100
TLV2401-Q1
IB
RS = 50 Ω
Input bias current
TLV2402-Q1
TLV2402-Q1
±300
pA
±900
±25
RS = 50 Ω
Input offset current
±1000
±4000
±100
TA = –40°C to 125°C
TLV2401-Q1
IOS
TA = –40°C to 125°C
TA = –40°C to 125°C
±1000
±1500
±25
TA = –40°C to 125°C
±250
pA
±400
NOISE
eN
Input voltage noise
density
f = 10 Hz
800
f = 100 Hz
500
iN
Input current noise
f = 1 kHz
nV/√Hz
8
fA/√Hz
INPUT VOLTAGE RANGE
VCM
Common-mode
voltage range
(V–) –
0.1
TLV2401-Q1
CMRR
Common-mode
rejection ratio
TLV2402-Q1
56
VS = 2.7 V, (V–) < VCM
< (V+), RS = 50 Ω
TA = –40°C to 125°C
VS = 5 V, (V–) < VCM <
(V+), RS = 50 Ω
TA = –40°C to 125°C
VS = 15 V, (V–) < VCM <
(V+), RS = 50 Ω
TA = –40°C to 125°C
TA = –40°C to 125°C
VS = 15 V, (V–) < VCM <
(V+), RS = 50 Ω
TA = –40°C to 125°C
106
112
68
60
VS = 5 V, (V–) < VCM <
(V+), RS = 50 Ω
100
58
71
TA = –40°C to 125°C
V
54
62
VS = 2.7 V, (V–) < VCM
< (V+), RS = 50 Ω
(V+) + 5
120
dB
56
65
120
58
73
120
73
INPUT CAPACITANCE
RID
Differential input
resistance
CICM
Common-mode input
capacitance
6
Submit Documentation Feedback
300
MΩ
3
pF
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
Electrical Characteristics (continued)
For VS = (V+) – (V–) = 2.7 V to 16 V (±1.35 V to ±8 V) at TA = 25°C, RL = 500 kΩ connected to VS / 2, VCM = VS / 2, and VOUT
= VS / 2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
91
112
MAX
UNIT
OPEN-LOOP GAIN
VS = 2.7 V, VO(pp) = 1 V
VS = 5 V, VO(pp) = 1 V (1)
TLV2401-Q1
VS = 15 V, VO(pp) = 6
V (1)
Open-loop voltage
gain
AOL
VS = 2.7 V, VO(pp) = 1 V
TLV2402-Q1
VS = 5 V, VO(pp) = 1 V
VS = 15 V, VO(pp) = 6 V
TA = –40°C to 125°C
72
100
TA = –40°C to 125°C
106
TA = –40°C to 125°C
120
91
120
TA = –40°C to 125°C
dB
112
81
109
TA = –40°C to 125°C
125
98
102
TA = –40°C to 125°C
120
94
125
96
FREQUENCY RESPONSE
GBW
Gain-bandwidth
product
SR
Slew rate
RL = 500 kΩ, CL = 100 pF
VS = 2.7 V or 5 V, VSTEP = 1 V, G = –1, CL = 100
pF, RL = 100 kΩ
tS
Settling time
Phase margin
Gain margin
VS = 15 V, VSTEP = 1 V, G = –1, CL = 100 pF, RL =
100 kΩ
5.5
kHz
2.5
V/ms
To 0.1%
1.84
To 0.1%
6.1
To 0.01%
32
G = +1, RL = 10 kΩ, CL = 20 pF
ms
60
°
15
dB
OUTPUT
VCC = 2.7 V
VCM = VCC / 2, IOH = –2
µA
VCC = 5 V (1)
VCC = 15 V (1)
VOH
High-level output
voltage
VCC = 2.7 V
VCM = VCC / 2, IOH = –50
VCC = 5 V (1)
µA
VCC = 15 V (1)
VCM = VCC / 2, IOL = 2 µA
VOL
(1)
14.95
14.9
90
TA = –40°C to 125°C
Low-level output
voltage
Short-circuit current
4.95
4.9
14.92
TA = –40°C to 125°C
TA = –40°C to 125°C
VO = 0.5 V from rail
150
180
180
(1)
V
2.65
2.6
4.92
TA = –40°C to 125°C
14.98
14.93
2.62
TA = –40°C to 125°C
4.98
4.93
14.95
TA = –40°C to 125°C
2.68
2.63
4.95
TA = –40°C to 125°C
(1)
VCM = VCC / 2, IOL = 50 µA
ISC
2.65
TA = –40°C to 125°C
230
mV
260
±200
µA
Assured by design and characterization only. This condition applies for TLV2401-Q1 only.
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
7
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Electrical Characteristics (continued)
For VS = (V+) – (V–) = 2.7 V to 16 V (±1.35 V to ±8 V) at TA = 25°C, RL = 500 kΩ connected to VS / 2, VCM = VS / 2, and VOUT
= VS / 2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
880
1050
UNIT
POWER SUPPLY
VCC = 2.7 V or 5 V, IO =
0A
TLV2401-Q1
VCC = 15 V, IO = 0 A
IQ
Quiescent current per
amplifier
VCC = 2.7 V or 5 V, IO =
0A
TLV2402-Q1
VCC = 15 V, IO = 0 A
Reverse supply
current
8
TA = –40°C to 125°C
TA = –40°C to 125°C
1050
1550
880
TA = –40°C to 125°C
990
nA
1300
900
TA = –40°C to 125°C
VCC = –18 V, VIN = 0 V, RL = ∞
Submit Documentation Feedback
1400
900
1050
1400
50
nA
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
6.7 Typical Characteristics
100
1400
Input Offset Voltage, VIO (mV)
Input Offset Voltage, VIO (mV)
1200
VCC = 2.7 V
TA = 25°C
1000
800
600
400
200
0
Input Bias/Offset Current, IIB/IIO (pA)
Input Offset Voltage, VIO (mV)
100
0
–100
–200
–300
Input Bias/Offset Current, IIB/IIO (pA)
I IB /I IO – Input Bias / Offset Current – pA
200
150
100
IIO
0
–50
–100
–150
–0.1
400
300
200
100
IIO
0
IIB
–100
600
VCC = 2.7 V
TA = 25 °C
250
50
VCC = 2.7 V
VIC = 1.35 V
Figure 4. Input Bias and Offset Current vs Free-Air
Temperature
400
300
500
–200
–40 –25 –10 5 20 35 50 65 80 95 110 125
Free-Air Temperature, TA (°C)
2.0
4.2 6.4 8.6 10.8 13.0 15.2
Common-Mode Input Voltage, VICR (V)
Figure 3. Input Offset Voltage vs Common-Mode Input
Voltage
350
–300
600
VCC = 15 V
TA = 25 °C
200
–400
–0.1
–200
Figure 2. Input Offset Voltage vs Common-Mode Input
Voltage
400
300
–100
VCC = 5 V
TA = 25 °C
–400
–0.1 0.4 1.0 1.6 2.2 2.8 3.4 4.0 4.6 5.2
Common-Mode Input Voltage, VICR (V)
–200
–0.1 0.20 0.60 1.00 1.40 1.80 2.20 2.60 2.9
Common-Mode Input Voltage, VICR (V)
Figure 1. Input Offset Voltage vs Common-Mode Input
Voltage
0
IIB
0.2 0.6 1.0 1.4 1.8 2.2 2.6 2.9
Common-Mode Input Voltage, VICR (V)
Figure 5. Input Bias and Offset Current vs Common-Mode
Voltage
500
VCC = 5 V
VIC = 2.5 V
400
300
200
100
0
–100
IIO
IIB
–200
–40 –25 –10 5 20 35 50 65 80 95 110 125
Free-Air Temperature, TA (°C)
Figure 6. Input Bias and Offset Current vs Free-Air
Temperature
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
9
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Typical Characteristics (continued)
700
VCC = 5 V
TA = 25 °C
150
Input Bias/Offset Current, IIB/IIO (pA)
Input Bias/Offset Current, IIB/IIO (pA)
200
100
50
IIO
0
–50
IIB
–100
400
300
200
100
IIO
0
–100
Figure 8. Input Bias and Offset Current vs Free-Air
Temperature
120
Common-Mode Rejection Ratio, CMRR (dB)
250
I IB /I IO – Input Bias / Offset Current – pA
500
IIB
–200
–40 –25 –10 5 20 35 50 65 80 95 110 125
Free-Air Temperature, TA (°C)
–150
–0.1 0.4 1.0 1.6 2.2 2.8 3.4 4.0 4.6 5.2
Common-Mode Input Voltage, VICR (V)
Figure 7. Input Bias and Offset Current vs Common-Mode
Voltage
VCC = 15 V
VIC = 7.5 V
600
VCC = 15 V
TA = 25 °C
200
150
100
50
IIO
0
–50
IIB
–100
–150
–0.1
2.0
6.4
8.6 10.8 13.0 15.2
4.2
Common-Mode Input Voltage, VICR (V)
Figure 9. Input Bias and Offset Current vs Common-Mode
Input Voltage
VCC=2.7, 5, 15 V
100
RF=100 kΩ
RI=1 kΩ
80
60
40
20
0
10
1
100
1k
Frequency, f (Hz)
10k
Figure 10. Common-Mode Rejection Ratio vs Frequency
1.50
2.7
2.4
Low-Level Output Voltage, VOL (V)
High-Level Output Voltage, VOH (V)
VCC = 2.7 V
VCC = 2.7 V
TA = –40°C
2.1
TA = –0°C
TA = 25 °C
TA = 70 °C
TA = 125 °C
1.8
1.5
1.25
TA = 25 °C
TA = 0 °C
TA = –40°C
1.00
0.75
TA = 70 °C
TA = 125 °C
0.50
0.25
0
1.2
0
50
100
150
200
0
High-Level Output Current, IOH (mA)
Figure 11. High-Level Output Voltage vs High-Level Output
Current
10
Submit Documentation Feedback
100
150
50
Low-Level Output Current, IOL (mA)
200
Figure 12. Low-Level Output Voltage vs Low-Level Output
Current
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
Typical Characteristics (continued)
1.50
VCC = 5 V
Low-Level Output Voltage, VOL (V)
High-Level Output Voltage, VOH (V)
5.0
TA = –40°C
4.5
TA = –0°C
TA = 25 °C
TA = 70 °C
TA = 125 °C
4.0
3.5
TA = 0 °C
TA = –40°C
1.00
0.75
TA = 25 °C
TA = 70 °C
TA = 125 °C
0.50
0.25
0
3.0
0
100
150
50
High-Level Output Current, IOH (mA)
0
200
Figure 13. High-Level Output Voltage vs High-Level Output
Current
100
150
50
Low-Level Output Current, IOL (mA)
200
Figure 14. Low-Level Output Voltage vs Low-Level Output
Current
15.0
1.50
Low-Level Output Voltage, VOL (V)
High-Level Output Voltage, VOH (V)
VCC = 5 V
1.25
14.5
TA = –0°C
TA = 25 °C
TA = 70 °C
TA = 125 °C
14.0
13.5
TA = –40°C
VCC = 15 V
1.25
TA = –40°C
1.00
TA = –0°C
TA = 25 °C
TA = 70 °C
TA = 125 °C
0.75
0.50
0.25
VCC = 15 V
13
0
0
100
150
200
High-Level Output Current, IOH (mA)
100
150
50
Low-Level Output Current, IOL (mA)
Figure 15. High-Level Output Voltage vs High-Level Output
Current
Figure 16. Low-Level Output Voltage vs Low-Level Output
Current
50
0
10k
16
14
VCC = 15 V
12
Output Impedance, ZO (W)
Output Voltage Peak-to-Peak, VO(PP) (V)
200
10
8
6
4
RL = 100 kΩ
CL = 100 pF
TA = 25°C
VCC = 5 V
2
VCC = 2.7 V
AV = 10
1k
AV = 1
100
VCC = 2.7, 5, & 15 V
TA = 25°C
0
–2
100
1k
Frequency, f (Hz)
10k
Figure 17. Output Voltage Peak-to-Peak vs Frequency
10
100
1k
Frequency, f (Hz)
10k
Figure 18. Output Impedance vs Frequency
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
11
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Typical Characteristics (continued)
1.4
Power Supply Rejection Ratio, PSRR (dB)
120
Supply Current, ICC (mA/Ch)
1.2
1.0
0.8
0.6
TA = 125°C
TA = 70 °C
TA = 25 °C
TA = 0 °C
TA = –40°C
0.4
0.2
AV = 1
VIN = VCC / 2
0
2.5 4.0 5.5 7.0 8.5 10.0 11.5 13.0 14.5 16.0
Supply Voltage, VCC (V)
10
0
0
VCC = 2.7, 5, & 15 V
RL = 500 kΩ
CL = 100 pF
TA = 25°C
–10
–45
10k
–20
10
100
1k
Frequency, f (Hz)
100
1k
Frequency, f (Hz)
10k
TA = 25°C
RL = 100 kΩ
CL = 100 pF
f = 1 kHz
6
5
4
3
2
1
Figure 22. Gain Bandwidth Product vs Supply Voltage
70
SR+
VCC = 5, 15 V
60
VCC = 2.7 V
2.0
1.5
SR–
VCC = 2.7, 5, & 15 V
50
40
30
VCC = 2.7, 5, & 15 V
RL = 500 kΩ
TA = 25°C
20
0.5
10
0
–40 –25 –10 5 20 35 50 65 80 95 110 125
Free-Air Temperature, TA (°C)
Figure 23. Slew Rate vs Free-Air Temperature
Submit Documentation Feedback
Phase Margin ( °)
Slew Rate, SR (V/ms)
10
80
3.0
12
50
0
2.5 4.0 5.5 7.0 8.5 10.0 11.5 13.0 14.5 16.0
3.5
1.0
60
Supply Voltage, VCC (V)
Figure 21. Differential Voltage Gain and Phase vs Frequency
2.5
70
Figure 20. Power Supply Rejection Ratio vs Frequency
Gain Bandwidth Product, GBWP (kHz)
45
Phase ( °)
Differential Voltage Gain, AVD (dB)
90
20
80
7
50
30
90
1
135
40
100
40
Figure 19. Supply Current vs Supply Voltage
60
VCC = 2.7, 5, & 15 V
TA = 25°C
110
0
10
100
1k
Capacitive Load, CL (pF)
10k
Figure 24. Phase Margin vs Capacitive Load
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
Typical Characteristics (continued)
60
25
55
RL= 500 kΩ
TA = 25°C
VCC = 15 V
15
45
Supply Current, ICC (nA)
Gain Margin (dB)
TA = 25°C
50
20
10
VCC = 2.7 & 5 V
40
35
30
25
20
15
5
10
5
0
–18 –16 –14 –12 –10 –8
0
10k
1k
Figure 25. Gain Margin vs Capacitive Load
2
4
Output Voltage, VO (V)
2
1
0
–1
–2
1
VIN
3
0
VCC = 2.7 V
AV = 1
RL = 100 kΩ
CL = 100 pF
TA = 25°C
2
1
VO
–1
0
–3
0
1
2
3
5
4
6
7
8
9
–1
10
0
1
2
Time, t (s)
Figure 27. 0.1 Hz to 10 Hz Voltage Noise
5
30
3
25
2
1
4
0
3
–1
2
6
VO
15
VCC = 15 V
AV = 1
RL = 100 kΩ
CL = 100 pF
TA = 25°C
VIN
1
Output Voltage, VO (V)
VCC = 5 V
AV = 1
RL = 100 kΩ
CL = 100 pF
TA = 25°C
VIN
6
5
4
Figure 28. Large Signal Follower Pulse Response
4
Input Voltage, VIN (V)
8
7
3
Time, t (ms)
20
10
5
15
0
10
–5
VO
5
Input Voltage, VIN (V)
Input Referred Voltage Noise (mV)
0
–2
5
VCC = 5 V
f = 0.1 Hz to 10 Hz
TA = 25°C
–4
Output Voltage, VO (V)
–4
Figure 26. Supply Current vs Reverse Voltage
4
3
–6
Reverse Voltage, VCC (V)
Capacitive Load, CL (pF)
Input Voltage, VIN (V)
100
10
0
0
–5
–1
0
1
2
3
4
5
6
0
2
4
6
8
10
12
14
16
Time, t (ms)
Time, t (ms)
Figure 29. Large Signal Follower Pulse Response
Figure 30. Large Signal Follower Pulse Response
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
13
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Input Voltage, VIN (V)
Output Voltage, VO (V)
Input Voltage, VIN (mV)
Typical Characteristics (continued)
Time, t (ms)
Time, t (ms)
Input Voltage, VIN (V)
Figure 32. Large Signal Follower Pulse Response
Output Voltage, VO (V)
Input Voltage, VIN (V)
Output Voltage, VO (V)
Figure 31. Small Signal Follower Pulse Response
Time, t (ms)
Time, t (ms)
Figure 34. Large Signal Follower Pulse Response
Crosstalk (dB)
Output Voltage, VO (V)
Input Voltage, VIN (V)
Figure 33. Large Signal Follower Pulse Response
Time, t (ms)
Frequency, f (Hz)
Figure 35. Small Signal Follower Pulse Response
14
Submit Documentation Feedback
Figure 36. Crosstalk
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
7 Detailed Description
7.1 Overview
The TLV240x-Q1 (TLV2401-Q1 and TLV2402-Q1) is a family of high voltage (16-V) general purpose operational
amplifiers (op amps). The TLV240x-Q1 has an impressively low quiescent current of just 880 nA (typ) and is
ideal for battery-powered or "always-on" applications, such as electric vehicle monitoring and protection
applications. Reverse battery protection guards the amplifier from an overcurrent condition due to improper
battery installation. For harsh environments, the inputs can be taken 5 V above the positive supply rail without
damage to the device.
The low supply current is coupled with extremely low input bias currents enabling them to be used with mega-Ω
resistors making them ideal for portable, long active-life applications. DC accuracy is ensured with a low typical
offset voltage as low as 390 µV, CMRR of 120 dB and minimum open loop gain of 130 V/mV at 2.7 V.
The maximum recommended supply voltage is as high as 16 V and ensured operation down to 2.5 V, with
electrical characteristics specified at 2.7 V, 5 V and 15 V. The 2.5-V operation makes it compatible with Li-Ion
battery-powered systems and many micro-power microcontrollers including TI’s MSP430 and MSP432.
7.2 Functional Block Diagram
7.3 Feature Description
7.3.1 Reverse Battery Protection
The TLV240x-Q1 are protected against reverse battery voltage up to 18 V. When subjected to reverse battery
condition the supply current is typically less than 100 nA at 25°C (inputs grounded and outputs open). This
current is determined by the leakage of 6 Schottky diodes; and therefore, increases as the ambient temperature
increases.
When subjected to reverse battery conditions and negative voltages applied to the inputs or outputs, the input
ESD structure turns on—this current should be limited to less than 10 mA. If the inputs or outputs are referred to
ground, rather than midrail, no extra precautions need be taken.
7.3.1.1 Common-Mode Input Range
The TLV240x-Q1 has rail-to-rail input and outputs. For common-mode inputs from –0.1 V to VCC – 0.8 V a PNP
differential pair provides the gain.
For inputs between VCC – 0.8 V and VCC, two NPN emitter followers buffering a second PNP differential pair
provide the gain. This special combination of NPN/PNP differential pair enables the inputs to be taken 5 V above
the rails, because as the inputs go above VCC, the NPNs switch from functioning as transistors to functioning as
diodes. This leads to an increase in input bias current. The second PNP differential pair continues to function
normally as the inputs exceed VCC.
The TLV240x-Q1 has a negative common-input range that exceeds ground by 100 mV. If the inputs are taken
much below this, reduced open loop gain is observed with the ultimate possibility of phase inversion.
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
15
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Feature Description (continued)
7.3.2 Offset Voltage
The output offset voltage, (VOO) is the sum of the input offset voltage (VIO) and both input bias currents (IIB) times
the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:
RF
IIB–
RG
+
–
VI
VO
+
RS
IIB+
R
V
V
OO
IO
1
R
F
G
R
I
IB
R
S
1
R
F
I
G
IB–
R
F
Figure 37. Output Offset Voltage Model
7.4 Device Functional Modes
The TLV240x-Q1 has a single functional mode. The devices are powered on as long as the power supply voltage
is between 2.5 V (±1.25 V) and 16 V (±8 V).
16
Submit Documentation Feedback
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required
to maximize accuracy. A low-pass filter using different topologies can offer circuit designers the flexibility to
design their circuit optimally.
8.2 Typical Application
The simplest way to accomplish this a low-pass filter is to place an RC filter at the non-inverting terminal of the
amplifier (see Figure 38). If even more attenuation is needed, a multiple pole filter is required. The Figure 39 can
be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter
frequency bandwidth. Failure to do this can result in phase shift of the amplifier.
RG
RF
–
VO
+
VI
R1
C1
f
V
R
O
V
I
1
R
F
1
G
–3dB
1
2 R1C1
1
sR1C1
Figure 38. Single-Pole Low-Pass Filter
C1
+
_
VI
R1
R1 = R2 = R
C1 = C2 = C
Q = Peaking Factor
(Butterworth Q = 0.707)
R2
f
C2
RG
RF
1
2 RC
–3dB
RG =
(
RF
1
2–
Q
)
Figure 39. 2-Pole Low-Pass Sallen-Key Filter
8.2.1 Design Requirements
The design requirements for this circuit are:
•
•
•
•
Supply voltage: 5 V
Low quiescent current: ≤ 5-µA typical
–3-dB bandwidth: 100 Hz
Gain at 0 Hz: 2
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
17
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
Typical Application (continued)
8.2.2 Detailed Design Procedure
Considering the equations shown in Figure 39, we can derive that RF = RG if the gain must equal 2 at DC. To
minimize power dissipation of the system, we can set RF = RG = 1 MΩ. With a supply voltage of 5 V, this will give
a worst-possible feedback current of about 2.5 µA.
To set the –3-dB pole at 100 Hz, we can calculate that the ratio R1 × C1 must equal ≈ 1.6 × 10–4. With this in
mind, we can set R1 = 100 kΩ and C1 = 1.6 pF.
With these values, we have achieved all of our design goals for the circuit.
8.2.3 Application Curve
The frequency response of the filter circuit is shown below.
20
0
Gain (dB)
-20
-40
-60
-80
Circuit response
3 dB
-100
1
10
100
1k
10k
Frequency (Hz)
100k
1M
RCLP
Figure 40. RC Low Pass Filter Frequency Response
18
Submit Documentation Feedback
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
9 Power Supply Recommendations
The TLV240x-Q1 is specified for operation from 2.5 V to 16 V (±1.25 V to ±8 V); many specifications apply from
–40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature
are presented in the Typical Characteristics.
CAUTION
Supply voltages larger than 16 V can permanently damage the device; see the
Absolute Maximum Ratings.
Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the .
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
19
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
10 Layout
10.1 Layout Guidelines
To achieve the levels of high performance of the TLV240x-Q1, follow proper printed-circuit board design
techniques. A general set of guidelines is given in the following.
• Ground planes – It is highly recommended that a ground plane be used on the board to provide all
components with a low inductive ground connection. However, in the areas of the amplifier inputs and output,
the ground plane can be removed to minimize the stray capacitance.
• Proper power supply decoupling – Use a 6.8-mF tantalum capacitor in parallel with a 0.1-mF ceramic
capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers
depending on the application, but a 0.1-mF ceramic capacitor should always be used on the supply terminal
of every amplifier. In addition, the 0.1-mF capacitor should be placed as close as possible to the supply
terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less
effective. The designer should strive for distances of less than 0.1 in between the device power terminals and
the ceramic capacitors.
• Sockets – Sockets can be used but are not recommended. The additional lead inductance in the socket pins
will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is
the best implementation.
• Short trace runs/compact part placements – Optimum high performance is achieved when stray series
inductance has been minimized. To realize this, the circuit layout should be made as compact as possible,
thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the
amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the
input of the amplifier.
• Surface-mount passive components – Using surface-mount passive components is recommended for high
performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept
as short as possible.
10.2 Layout Example
+
VIN
VOUT
RG
RF
Figure 41. Schematic Representation
20
Submit Documentation Feedback
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
Layout Example (continued)
Run the input traces
as far away from
the supply lines
as possible
Place components close
to device and to each
other to reduce parasitic
errors
VS+
RF
NC
NC
Use a low-ESR,
ceramic bypass
capacitor
RG
GND
±IN
V+
VIN
+IN
OUTPUT
V±
NC
GND
VS±
GND
VOUT
Ground (GND) plane on another layer
Use low-ESR,
ceramic bypass
capacitor
Figure 42. Operational Amplifier Board Layout for Noninverting Configuration
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
21
TLV2401-Q1, TLV2402-Q1
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
www.ti.com
11 Device and Documentation Support
11.1 Device Support
11.1.1 Development Support
11.1.1.1 TINA-TI™ (Free Software Download)
TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a
free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range
of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain
analysis of SPICE, as well as additional design capabilities.
Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing
capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select
input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.
NOTE
These files require that either the TINA software (from DesignSoft™) or TINA-TI software
be installed. Download the free TINA-TI software from the TINA-TI folder.
11.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
Table 3. Related Links
PARTS
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TLV2401-Q1
Click here
Click here
Click here
Click here
Click here
TLV2402-Q1
Click here
Click here
Click here
Click here
Click here
11.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.4 Trademarks
E2E is a trademark of Texas Instruments.
TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.
TINA, DesignSoft are trademarks of DesignSoft, Inc.
11.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
22
Submit Documentation Feedback
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
TLV2401-Q1, TLV2402-Q1
www.ti.com
SLOS716A – APRIL 2011 – REVISED FEBRUARY 2020
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2011–2020, Texas Instruments Incorporated
Product Folder Links: TLV2401-Q1 TLV2402-Q1
Submit Documentation Feedback
23
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TLV2401QDBVRQ1
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
1WU9
TLV2402QDGKRQ1
ACTIVE
VSSOP
DGK
8
2500
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
QWX
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
