Product
Folder
Sample &
Buy
Technical
Documents
Support &
Community
Tools &
Software
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
TLV320ADC3001 Low-Power Stereo ADC With Embedded miniDSP
for Wireless Handsets and Portable Audio
1
1 Features
•
•
•
•
•
•
•
•
•
•
Stereo Audio ADC
– 92-dBA Signal-to-Noise Ratio
– Supports ADC Sample Rates From 8 kHz to
96 kHz
Instruction-Programmable Embedded miniDSP
Flexible Digital Filtering With RAM Programmable
Coefficient, Instructions, and Built-In Standard
Modes
– Low-Latency IIR Filters for Voice
– Linear Phase FIR Filters for Audio
– Additional Programmable IIR Filters for EQ,
Noise Cancellation, or Reduction
– Up to 128 Programmable ADC Digital Filter
Coefficients
Three Audio Inputs With Configurable Automatic
Gain Control (AGC)
– Programmable in Single-Ended or Fully
Differential Configurations
– Can Be Driven Hi-Z for Easy Interoperability
With Other Audio ICs
Low Power Consumption and Extensive Modular
Power Control:
– 6-mW Mono Record 8-kHz
– 11-mW Stereo Record, 8-kHz
– 10-mW Mono Record, 48-kHz
– 17-mW Stereo Record, 48-kHz
Programmable Microphone Bias
Programmable PLL for Clock Generation
I2C Control Bus
Audio Serial Data Bus Supports I2S, Left/RightJustified, DSP, PCM, and TDM Modes
Power Supplies:
– Analog: 2.6 V–3.6 V.
– Digital: Core: 1.65 V–1.95 V,
I/O: 1.1 V–3.6 V
•
2.24-mm × 2.16-mm NanoFree™ 16-Ball 16-YZH
Wafer Chip Scale Package (WCSP)
2 Applications
•
•
•
•
Wireless Handsets
Portable Low-Power Audio Systems
Noise Cancellation Systems
Front-End Voice or Audio Processor for Digital
Audio
3 Description
The TLV320ADC3001 device is a low-power, stereo
audio analog-to-digital converter (ADC) supporting
sampling rates from 8 kHz to 96 kHz with an
integrated programmable-gain amplifier providing up
to 40-dB analog gain or AGC. A programmable
miniDSP is provided for custom audio processing.
Front-end input coarse attenuation of 0 dB, –6 dB, or
off, is also provided. The inputs are programmable in
a combination of single-ended or fully differential
configurations. Extensive register-based power
control is available via I2C, enabling mono or stereo
recording. Low power consumption makes the
TLV320ADC3001 ideal for battery-powered portable
equipment.
Device Information(1)
PART NUMBER
TLV320ADC3001
PACKAGE
BODY SIZE (NOM)
DSBGA (16)
2.24 mm × 2.16 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Functional Block Diagram
Processor
I2C
I2S, LJ, RJ, DSP, TDM
ADC
miniDSP
ADC
TLV320ADC3001
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Description (continued).........................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
8.9
8.10
8.11
9
1
1
1
2
4
4
5
6
Absolute Maximum Ratings ...................................... 6
ESD Ratings.............................................................. 6
Recommended Operating Conditions....................... 6
Thermal Information .................................................. 6
Electrical Characteristics........................................... 7
Dissipation Ratings .................................................. 8
I2S/LJF/RJF Timing in Master Mode......................... 8
DSP Timing in Master Mode ..................................... 8
I2S/LJF/RJF Timing in Slave Mode........................... 9
DSP Timing in Slave Mode ..................................... 9
Typical Characteristics .......................................... 12
Parameter Measurement Information ................ 12
10 Detailed Description ........................................... 13
10.1
10.2
10.3
10.4
10.5
10.6
Overview ...............................................................
Functional Block Diagram .....................................
Feature Description...............................................
Device Functional Modes......................................
Programming.........................................................
Register Maps .......................................................
13
13
14
40
40
42
11 Application and Implementation........................ 74
11.1 Application Information.......................................... 74
11.2 Typical Application ............................................... 74
12 Power Supply Recommendations ..................... 78
13 Layout................................................................... 79
13.1 Layout Guidelines ................................................. 79
13.2 Layout Example .................................................... 79
14 Device and Documentation Support ................. 80
14.1
14.2
14.3
14.4
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
80
80
80
80
15 Mechanical, Packaging, and Orderable
Information ........................................................... 80
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (April 2011) to Revision D
•
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Changes from Revision B (March 2010) to Revision C
Page
•
Changed pinout diagram to top view...................................................................................................................................... 5
•
Inserted missing table reference .......................................................................................................................................... 75
Changes from Revision A (November, 2008) to Revision B
Page
•
Added miniDSP to data-sheet title.......................................................................................................................................... 1
•
Added miniDSP bullet to the Features list.............................................................................................................................. 1
•
Added a sentence about the miniDSP to the Description section.......................................................................................... 1
•
Deleted YZH and WCSP options from the SIMPLIFIED BLOCK DIAGRAM. ........................................................................ 4
•
Alphabetized Pin Functions table ........................................................................................................................................... 5
•
Changed "complacence" to "compliance" in Note 2 of the Abs Max table............................................................................. 6
•
Changed θJA to RθJA ............................................................................................................................................................... 6
•
Added AVDD = 3.3 V to Electrical Characteristics condition statement................................................................................. 7
•
Added input common-mode voltage row to Electrical Characteristics table .......................................................................... 7
•
Added integrated noise row to Electrical Characteristics ....................................................................................................... 8
•
Added AVDD = 3.3 V to Electrical Characteristics condition statement................................................................................. 8
•
Added metric dimensions to Note 1 of the DISSIPATIONS RATINGS table ......................................................................... 8
•
Added rise and fall times to the waveform, Figure 1 ............................................................................................................ 10
2
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
•
Added rise and fall times to waveform, Figure 2 .................................................................................................................. 10
•
Added rise and fall times to waveform, Figure 3 .................................................................................................................. 10
•
Changed signs of nonzero errors in % ERROR column ...................................................................................................... 24
Changes from Original (September 2008) to Revision A
Page
•
Changed Figure 4 - DSP Timing in Slave Mode. Added the WCLK text note. .................................................................... 11
•
Removed note following the page 0 / register 94 description table ..................................................................................... 58
•
Changed bit values from 1 and 2 to 0 and 1, respectively. .................................................................................................. 58
•
Listed values 81 through 127 as reserved ........................................................................................................................... 58
•
Replaced the listing of page-4 registers ............................................................................................................................... 64
•
Added a listing for page-5 registers...................................................................................................................................... 69
•
Changed Figure 44 Typical Connections ............................................................................................................................. 74
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
3
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
5 Description (continued)
The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable
noise gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony
are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available
and may be used for sound equalization, or to remove noise components. The audio serial bus can be
programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be
operated in either master or slave mode.
A programmable integrated PLL is included for flexible clock generation and support for all standard audio rates
from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.
6 Device Comparison Table
FEATURES
TLV320ADC3001
TLV320ADC3101
Number of ADCs
2
2
Number of Inputs / Outputs
3 / Digital I/F
6 / Digital I/F
Resolution (Bits)
24
24
Control Interface
2
I C
I2C
Digital Audio Interface
LJ, RJ, I2S, DSP, TDM
LJ, RJ, I2S, DSP, TDM
Digital Microphone Support
No
Yes
4
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
7 Pin Configuration and Functions
YZH Package
16-Pin DSBGA
Top View
A4
B4
C4
D4
A3
B3
C3
D3
A2
B2
C2
D2
A1
B1
C1
D1
Pin Functions
PIN
TYPE
DESCRIPTION
NO.
NAME
A1
MICBIAS
O
Microphone output bias voltage
A2
RESET
I
Reset
A3
SCL
I/O
I2C serial clock
A4
SDA
I/O
I2C serial data input/output
B1
IN1R(M)
I
Analog input – first right single-ended or differential minus input
B2
AVDD
P
Analog voltage supply, 2.6 V–3.6 V
B3
DVDD
P
Digital core voltage supply, 1.65 V–1.95 V
B4
IOVDD
P
I/O voltage supply, 1.1 V–3.6 V
C1
IN1L(P)
I
Analog input – first left single-ended or differential plus input
C2
AVSS
P
Analog ground supply, 0 V
C3
DVSS
P
Digital ground supply, 0 V
C4
MCLK
I
Master clock input
D1
IN2L
I
Analog input – second left single-ended
D2
DOUT
O
Audio serial data bus data output (output)
D3
WCLK
I/O
Audio serial data bus word clock (input/output)
D4
BCLK
I/O
Audio serial data bus bit clock (input/output)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
5
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
8 Specifications
8.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
TJ Max
MAX
UNIT
–0.3
3.9
V
IOVDD to DVSS
–0.3
3.9
V
DVDD to DVSS
–0.3
2.5
V
Digital input voltage to DVSS
–0.3
IOVDD +
0.3
V
Analog input voltage to AVSS
–0.3
AVDD + 0.3
V
Operating temperature
–40
85
°C
105
°C
Junction temperature
Tstg
(1)
MIN
AVDD to AVSS
Power dissipation
(TJ Max – TA) / θJA
W
Storage temperature
–65
°C
125
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
8.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2500
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
8.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
AVDD (1)
Analog supply voltage
DVDD (1)
Digital core supply voltage
IOVDD
(1)
VI
Digital I/O supply voltage
MIN
NOM
MAX
2.6
3.3
3.6
V
1.65
1.8
1.95
V
1.8
3.6
1.1
Analog full-scale 0-dB input voltage (AVDD = 3.3 V)
0.707
Digital output load capacitance
TA
(1)
–40
V
Vrms
10
Operating free-air temperature
UNIT
pF
85
°C
Analog voltage values are with respect to AVSS; digital voltage values are with respect to DVSS.
8.4 Thermal Information
TLV320ADC3001
THERMAL METRIC (1)
YZH (DSBGA)
UNIT
16 PINS
RθJA
Junction-to-ambient thermal resistance
70.9
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
0.3
°C/W
RθJB
Junction-to-board thermal resistance
13.7
°C/W
ψJT
Junction-to-top characterization parameter
1.7
°C/W
ψJB
Junction-to-board characterization parameter
13.7
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
—
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
8.5 Electrical Characteristics
At 25°C, AVDD = 3.3 V, IOVDD = 1.8 V, DVDD = 1.8 V, fS = 48-kHz, 16-bit audio data (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
AUDIO ADC
THD
Input signal level (0-dB)
Single-ended input
0.707
Vrms
Input common-mode voltage
Single-ended input
1.35
Vrms
Signal-to-noise ratio,
A-weighted (1) (2)
fS = 48 kHz, 0-dB PGA gain, IN1 inputs selected
and AC-shorted to ground
Dynamic range,
A-weighted (1) (2)
fS = 48 kHz, 1-kHz –60-dB full-scale input
applied at IN1 inputs, 0-dB PGA gain
fS = 48 kHz, 1-kHz –2-dB full-scale input applied
at IN1
inputs, 0-dB PGA gain
–90
–75
Total harmonic distortion
0.003%
0.017%
234 Hz, 100 mVPP on AVDD, single-ended input
46
234 Hz, 100 mVPP on AVDD, differential input
68
Power-supply rejection ratio
80
92
dB
92
dB
dB
dB
ADC channel separation
1 kHz, –2 dB IN1L to IN1R
–73
dB
ADC gain error
1-kHz input, 0-dB PGA gain
0.7
dB
ADC programmable-gain amplifier
maximum gain
1-kHz input tone, RSOURCE < 50 Ω
40
dB
0.502
dB
ADC programmable-gain amplifier
step size
IN1 inputs, routed to single ADC
Input mix attenuation = 0 dB
Input resistance
35
IN2 inputs, input mix attenuation = 0 dB
35
IN1 inputs, input mix attenuation = –6 dB
62.5
IN2 inputs, input mix attenuation = –6 dB
62.5
Input capacitance
kΩ
10
pF
Input level control minimum
attenuation setting
0
dB
Input level control maximum
attenuation setting
6
dB
Input level control attenuation step
size
6
dB
ADC DIGITAL DECIMATION FILTER
fS = 48 kHz
Filter gain from 0 to 0.39 fS
Filter A, AOSR = 128 or 64
±0.1
dB
Filter gain from 0.55 fS to 64 fS
Filter A, AOSR = 128 or 64
–73
dB
Filter group delay
Filter A, AOSR = 128 or 64
17/fS
s
Filter gain from 0 to 0.39 fS
Filter B, AOSR = 64
±0.1
dB
Filter gain from 0.60 fS to 32 fS
Filter B, AOSR = 64
-46
dB
Filter group delay
Filter B, AOSR = 64
11/fS
Filter gain from 0 to 0.39 fS
Filter C, AOSR = 32
±0.033
dB
Filter gain from 0.28 fS to 16 fS
Filter C, AOSR = 32
-60
dB
Filter group delay
Filter C, AOSR = 32
11/fS
s
s
MICROPHONE BIAS
2
Bias voltage
Programmable settings, load = 750 Ω
2.25
2.5
2.75
V
AVDD
– 0.2
Current sourcing
(1)
(2)
2.5 V setting
4
mA
Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the inputs short-circuited, measured A-weighted over a
20-Hz to 20-kHz bandwidth using an audio analyzer.
All performance measurements done with 20-kHz lowpass filter and, where noted, A-weighted filter. Failure to use such a filter may
result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The lowpass filter
removes out-of-band noise, which, although not audible, may affect dynamic specification values.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
7
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Electrical Characteristics (continued)
At 25°C, AVDD = 3.3 V, IOVDD = 1.8 V, DVDD = 1.8 V, fS = 48-kHz, 16-bit audio data (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
BW = 20 Hz to 20 kHz, A-weighted, 1-µF
capacitor between MICBIAS and AGND
Integrated noise
MAX UNIT
µVr
ms
3.3
DIGITAL I/O
VIL
Input low level
IIL = 5 μA
–0.3
VIH
Input high level (3)
IIH = 5 μA
0.7 ×
IOVDD
VOL
Output low level
IIH = 2 TTL loads
VOH
Output high level
IOH = 2 TTL loads
SUPPLY CURRENT
V
V
0.1 ×
IOVDD
0.8 ×
IOVDD
V
V
fS = 48 kHz, AVDD = 3.3 V, DVDD = IOVDD = 1.8 V
AVDD
Mono record
DVDD
AVDD
Stereo record
DVDD
AVDD
PLL
DVDD
AVDD
Power down
(3)
0.3 ×
IOVDD
DVDD
2
PLL and AGC off
mA
1.9
4
PLL and AGC off
mA
2.1
1.1
Additional power consumed when
PLL is powered
mA
0.8
0.04
All supply voltages applied, all blocks
programmed in lowest power state
μA
0.7
When IOVDD < 1.6 V, minimum VIH is 1.1 V.
8.6 Dissipation Ratings (1)
(1)
PACKAGE TYPE
TA = 25°C
POWER RATING
DERATING FACTOR
TA = 75°C
POWER RATING
TA = 85°C
POWER RATING
DSBGA
1052.6 mW
13.1 mW/°C
394.7 mW
263.2 mW
This data was taken using 2 oz. (0.071-mm thick) trace and copper pad that is soldered directly to a JEDEC standard 4-layer 3-in. × 3in. (7.62-cm × 7.62-cm) PCB.
8.7 I2S/LJF/RJF Timing in Master Mode
Specified at 25°C, DVDD = 1.8 V. All timing specifications are measured at characterization. See Figure 1 for timing diagram.
IOVDD = 1.8 V
MIN
IOVDD = 3.3 V
MAX
MIN
MAX
UNIT
td(WS)
BCLK/WCLK delay time
20
15
ns
td(DO-WS)
BCLK/WCLK to DOUT delay time
25
20
ns
td(DO-BCLK)
BCLK to DOUT delay time
20
15
ns
tr
Rise time
20
15
ns
tf
Fall time
20
15
ns
8.8 DSP Timing in Master Mode
Specified at 25°C, DVDD = 1.8 V. All timing specifications are measured at characterization. See Figure 2 for timing diagram.
IOVDD = 1.8 V
MIN
IOVDD = 3.3 V
MAX
MIN
MAX
UNIT
td(WS)
BCLK/WCLK delay time
25
15
ns
td(DO-BCLK)
BCLK to DOUT delay time
25
15
ns
tr
Rise time
20
15
ns
tf
Fall time
20
15
ns
8
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
8.9 I2S/LJF/RJF Timing in Slave Mode
Specified at 25°C, DVDD = 1.8 V. All timing specifications are measured at characterization. See Figure 3 for timing diagram.
IOVDD = 1.8 V
MIN
IOVDD = 3.3 V
MAX
MIN
MAX
UNIT
tH(BCLK)
BCLK high period
35
35
ns
tL(BCLK)
BCLK low period
35
35
ns
ts(WS)
BCLK/WCLK setup time
10
6
ns
th(WS)
BCLK/WCLK hold time
10
6
ns
td(DO-WS)
BCLK/WCLK to DOUT delay time (for
LJF Mode only)
30
30
ns
td(DO-BCLK)
BCLK to DOUT delay time
25
20
ns
tr
Rise time
16
8
ns
tf
Fall time
16
8
ns
8.10 DSP Timing in Slave Mode
Specified at 25°C, DVDD = 1.8 V. All timing specifications are measured at characterization. See Figure 4 for timing diagram.
IOVDD = 1.8 V
MIN
IOVDD = 3.3 V
MAX
MIN
MAX
UNIT
tH(BCLK)
BCLK high period
35
35
ns
tL(BCLK)
BCLK low period
35
35
ns
ts(WS)
BCLK/WCLK setup time
10
8
ns
th(WS)
BCLK/WCLK hold time
10
8
ns
td(DO-BCLK)
BCLK to DOUT delay time
25
20
ns
tr
Rise time
15
8
ns
tf
Fall time
15
8
ns
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
9
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
WCLK
td(WS)
tr
tf
BCLK
td(DO-WS)
td(DO-BCLK)
DOUT
Figure 1. I2S/LJF/RJF Timing in Master Mode
WCLK
td(WS)
td(WS)
tf
tr
BCLK
td(DO-BCLK)
DOUT
Figure 2. DSP Timing in Master Mode
WCLK
tS(WS)
th(WS)
tH(BCLK)
tr
tf
BCLK
tL(BCLK)
td(DO-WS)
td(DO-BCLK)
DOUT
Figure 3. I2S/LJF/RJF Timing in Slave Mode
10
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
(see NOTE)
WCLK
th(WS)
BCLK
tH(BCLK)
ts(WS)
th(WS)
th(WS)
tL(BCLK)
td(DO-BCLK)
tf
tr
DOUT
Note A. Falling edge inside a frame for WCLK is arbitrary inside frame.
Figure 4. DSP Timing in Slave Mode
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
11
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
8.11 Typical Characteristics
0.45
Left Gain Error
0.40
0.30
Micbias - V
Gain - dB
0.35
0.25
0.20
Right Gain Error
0.15
0.10
0.05
0
0
10
20
30
40
PGA Gain Setting - dB
3.5
3.4
3.3
3.2
3.1
3
2.9
2.8
2.7
2.6
2.5
2.4
2.3
2.2
2.1
2
1.9
1.8
MICBIAS = AVDD
MICBIAS = 2.5 V
MICBIAS = 2 V
2.7
2.8
2.9
3
3.1
3.2
3.3
3.4
3.5
3.6
AVDD - V
Figure 5. Single-Ended Gain Error
Figure 6. MICBIAS Output Voltage vs AVDD
0
3.2
MICBIAS=AVDD
-20
3
-40
2.6
-60
MICBIAS=2.5V
dB
Micbias - V
2.8
2.4
-80
2.2
-100
MICBIAS=2.0V
2
-120
1.8
-45
-35
-25
-15
-5
5
15
25
Temp - C
35
45
55
65
75
85
-140
0
1
2
3
4
5
6
7
8
9
10 11
12
13
14 15
16
17
18 19
20
Frequency - kHz
Figure 7. MICBIAS Output Voltage vs Ambient Temperature
Figure 8. Line Input to ADC FFT Plot
17
Input-Referred Noise - mVRMS
15
13
11
Left Channel
Right Channel
9
7
5
0
5
10
15
20
25
PGA Gain Setting - dB
30
35
40
Figure 9. Input-Referred Noise vs PGA Gain
9 Parameter Measurement Information
All parameters are measured according to the conditions described in the Specifications section.
12
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
10 Detailed Description
10.1 Overview
The TLV320ADC3001 is a flexible, low-power, stereo audio ADC product with extensive feature integration,
intended for applications in smartphones, PDAs, and portable computing, communication, and entertainment
applications. The product integrates a host of features to reduce cost, board space, and power consumption in
space-constrained, battery-powered, portable applications.
The TLV320ADC3001 consists of the following blocks:
• Stereo audio multibit delta-sigma ADC (8 kHz–96 kHz)
• miniDSP for custom processing
• Built-in processing blocks for selectable digital audio effects (3-D, bass, treble, midrange, EQ, de-emphasis)
• Register configurable combinations of up to three single-ended or one differential and one single-ended audio
inputs
• Fully programmable PLL with extensive ADC clock source and divider options for maximum end-system
design flexibility
• 16-ball wafer chip-scale package (DSBGA YZH)
Communication to the TLV320ADC3001 for control is via a two-wire I2C interface. The I2C interface supports
both standard and fast communication modes.
10.2 Functional Block Diagram
TLV320ADC3001
AGC
All stages: 0, –6 dB, or Off
by Register Setting
miniDSP
Processing
Blocks
Current Bias/
Reference
PGA
0 dB to 40 dB
0.5-dB steps
WCLK
ADC
AGC
Audio Clock
Generation
PLL
MCLK
MICBIAS
Mic
Bias
AVDD
AVSS
DVDD
IOVDD
DVSS
BCLK
2
I C Serial
Control Bus
SDA
IN1R(M)
Analog
Signal
Input
Switching
DOUT
I2S
TDM
Serial
Bus
Interface
SCL
IN2L
ADC
RESET
PGA
0 dB to 40 dB
0.5-dB steps
IN1L(P)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
13
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.3 Feature Description
10.3.1 Hardware Reset
The TLV320ADC3001 requires a hardware reset after power up for proper operation. After all power supplies are
at their specified values, the RESET pin must be driven low for at least 10 ns. If this reset sequence is not
performed, the TLV320ADC3001 may not respond properly to register reads/writes.
10.3.2 PLL Start-up
When the PLL is powered on, a start-up delay of approximately 10 ms occurs after the power-up command of the
PLL and before the clocks are available to the TLV320ADC3001. This delay is to ensure stable operation of the
PLL and clock-divider logic.
10.3.3 Software Power Down
By default, all circuit blocks are powered down following a reset condition. Hardware power up of each circuit
block can be controlled by writing to the appropriate control register. This approach allows the lowest powersupply current for the functionality required. However, when a block is powered down, all of the register settings
are maintained as long as power is still being applied to the device.
10.3.4 miniDSP
The TLV320ADC3001 features a miniDSP core which is tightly coupled to the ADC. The fully programmable
algorithms for the miniDSP must be loaded into the device after power up. The miniDSP has direct access to the
digital stereo audio stream, offering the possibility for advanced, very low-group-delay DSP algorithms. The ADC
miniDSP has 512 programmable instructions, 256 data memory locations, and 128 programmable coefficients.
Software development for the TLV320ADC3001 is supported through TI's comprehensive PurePath™ Studio
software development environment, a powerful, easy-to-use tool designed specifically to simplify software
development on Texas Instruments miniDSP audio platforms. The graphical development environment consists
of a library of common audio functions that can be dragged and dropped into an audio signal flow and graphically
connected together. The DSP code can then be assembled from the graphical signal flow with the click of a
mouse. See the TLV320ADC3001 product folder on www.ti.com to learn more about PurePath Studio software
and the latest status on available, ready-to-use DSP algorithms.
10.3.5 Audio Data Converters
The TLV320ADC3001 supports the following standard audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz,
22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, and 96 kHz. The converters can also operate at
different sampling rates in various combinations, which are described further as follows.
The TLV320ADC3001 supports a wide range of options for generating clocks for the ADC section as well as the
digital interface section and the other control blocks as shown in Figure 27. The clocks for the ADC require a
source reference clock. The clock can be provided on device pins MCLK and BCLK. The source reference clock
for the ADC section can be chosen by programming the ADC_CLKIN value on page 0 / register 4, bits D1–D0.
The ADC_CLKIN can then be routed through highly flexible clock dividers shown in Figure 27 to generate various
clocks required for the ADC and programmable digital filter sections. In the event that the desired audio or
programmable digital filter clocks cannot be generated from the external reference clocks on MCLK and BCLK,
the TLV320ADC3001 also provides the option of using an on-chip PLL, which supports a wide range of fractional
multiplication values to generate the required system clocks. Starting from ADC_CLKIN, the TLV320ADC3001
provides for several programmable clock dividers to help achieve a variety of sampling rates for the ADC and the
clocks for the programmable digital filter section.
10.3.6 Digital Audio Data Serial Interface
Audio data is transferred between the host processor and the TLV320ADC3001 via the digital-audio serial-data
interface, or audio bus. The audio bus on this device is flexible, including left- or right-justified data options,
support for I2S or PCM protocols, programmable data-length options, a TDM mode for multichannel operation,
flexible master/slave configurability for each bus clock line, and the ability to communicate with multiple devices
within a system directly.
14
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Feature Description (continued)
The audio serial interface on the TLV320ADC3001 has an extensive I/O control to allow for communicating with
two independent processors for audio data. The processors can communicate with the device one at a time. This
feature is enabled by register programming of the various pin selections.
The audio bus of the TLV320ADC3001 can be configured for left- or right-justified, I2S, DSP, or TDM modes of
operation, where communication with standard telephony PCM interfaces is supported within the TDM mode.
These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring page 0 /
register 27, bits D5–D4. In addition, the word clock and bit clock can be independently configured in either
master or slave mode for flexible connectivity to a wide variety of processors. The word clock is used to define
the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of
this clock corresponds to the maximum of the selected ADC sampling frequencies.
The bit clock is used to clock in and out the digital audio data across the serial bus. When in master mode, this
signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in page 0 /
register 30 (see Figure 27). Accommodating various word lengths as well as supporting the case when multiple
TLV320ADC3001s share the same audio bus may require that the number of bit-clock pulses in a frame be
adjusted.
The TLV320ADC3001 also includes a feature to offset the position of the start of data a transfer with respect to
the word clock. There are two configurations that allow the user to use either a single offset for both channels or
to use separate offsets. Ch_Offset_1 reference represents the value in page 0 / register 28, and Ch_Offset_2
represents the value in page 0 / register 37. When page 0 / register 38, bit D0 is set to zero (time-slot-based
channel assignment is disabled), the offset of both channels is controlled, in terms of number of bit clocks, by the
programming in page 0 / register 28 (Ch_Offset_1). When page 0 / register 38, bit D0 = 1 (time-slot-based
channel assignment enabled), the first channel is controlled, in terms of number of bit clocks, by the
programming in page 0 / register 28 (Ch_Offset_1), and the second channel is controlled, in terms of number of
bit clocks, by the programming in page 0 / register 37 (Ch_Offset_2), where register 37 programs the delay
between the first word and the second word. Also, the relative order of the two channels can be swapped,
depending on the programmable register bit (page 0 / register 38, bit D4) that enables swapping of the channels.
The TLV320ADC3001 also supports a feature of inverting the polarity of the bit clock used for transferring the
audio data as compared to the default clock polarity used. This feature can be used independently of the mode
of audio interface chosen. This can be configured by writing to page 0 / register 29, bit D3.
The TLV320ADC3001 further includes programmability (page 0 / register 27, bit D0) to place DOUT in the highimpedance state at the end of data transfer (that is, at the end of the bit cycle corresponding to the LSB of a
channel). By combining this capability with the ability to program at what bit clock in a frame the audio data
begins, time-division multiplexing (TDM) can be accomplished, resulting in multiple ADCs able to use a single
audio serial data bus. To further enhance the 3-state capability, the TLV320ADC3001 can be put in a highimpedance state half of a bit cycle earlier by setting page 0 / register 38, bit D1 to 1. When the audio serial data
bus is powered down while configured in master mode, the pins associated with the interface are put into a highimpedance output state.
1/fs
WCLK
BCLK
DOUT
N -1
N -2
N -3
1
0
X
N -1
N -2
N -3
2
1
0
X
DOUT_Tristate
Figure 10. Both Channels Enabled, Early Hi-Z State Enabled
Either or both of the two channels can be disabled in LJF, I2S, and DSP modes by using page 0 / register 38,
bits D3–D2. Figure 10 shows the interface timing when both channels are enabled and early Hi-Z state is
enabled. Figure 11 shows the effect of setting page 0 / register 38, bit D2, first channel disabled, and setting
page 0 / register 27, bit D0 to 1, which enables placing DOUT in the high-impedance state. If placing DOUT in
the high-impedance state is disabled, then the DOUT signal is driven to logic level 0.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
15
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Feature Description (continued)
1/fs
WCLK
Frame Time / 2
BCLK
DOUT
‘0’
‘0’
‘0’
‘0’
X
R-1
R-2
2
1
0
X
DOUT_Tristate
Figure 11. First Channel Disabled, Second Channel Enabled, Hi-Z State Enabled
The sync signal for the ADC filter is not generated based on the disabled channel. The sync signal for the filter
corresponds to the beginning of the earlier of the two channels. If the first channel is disabled, the filter sync is
generated at the beginning of the second channel, if it is enabled. If both the channels are disabled, there is no
output to the serial bus, and the filter sync corresponds to the beginning of the frame.
By default, when the word clocks and bit clocks are generated by the TLV320ADC3001, these clocks are active
only when the ADC is powered up within the device. This is done to save power. However, it also supports a
feature wherein both the word clocks and bit clocks can be active even when the codec in the device is powered
down. This is useful when using the TDM mode with multiple codecs on the same bus or when word clocks or bit
clocks are used in the system as general-purpose clocks.
10.3.6.1 Right-Justified Mode
In right-justified mode, the LSB of the left channel is valid on the rising edge of the bit clock preceding the falling
edge of word clock. Similarly, the LSB of the right channel is valid on the rising edge of the bit clock preceding
the rising edge of the word clock. See Figure 12 for right-justifed mode timing.
1/fs
WCLK
BCLK
Left Channel
DIN/
0
DOUT
n-1 n-2 n-3
MSB
2
Right Channel
1
0
LSB
n-1 n-2 n-3
2
1
MSB
0
LSB
Figure 12. Timing Diagram for Right-Justified Mode
For right-justified mode, the number of bit clocks per frame must be greater than twice the programmed word
length of the data.
NOTE
The time-slot-based mode is not available in the right-justified mode.
10.3.6.2 Left-Justified Mode
In left-justified mode, the MSB of the right channel is valid on the rising edge of the bit clock following the falling
edge of the word clock. Similarly, the MSB of the left channel is valid on the rising edge of the bit clock following
the rising edge of the word clock. Figure 13 shows the standard timing of the left-justified mode.
16
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Feature Description (continued)
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
n-1 n-2 n-3
0
3
LD(n)
2
1
n-1 n-2 n-3
0
RD(n)
LD(n) = nth Sample of Left-Channel Data
LD(n+1)
RD(n) = nth Sample of Right-Channel Data
Figure 13. Left-Justified Mode (Standard Timing)
Figure 14 shows the left-justified mode with Ch_Offset_1 = 1.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
3
n-1 n-2 n-3
2
1
0
3
n-1 n-2 n-3
LD(n)
2
0
1
n-1 n-2 n-3
RD(n)
Ch_Offset_1 = 1
LD(n+1)
Ch_Offset_1 = 1
LD(n) = nth Sample of Left-Channel Data
RD(n) = nth Sample of Right-Channel Data
Figure 14. Left-Justified Mode With Ch_Offset_1 = 1
Figure 15 shows the left-justified mode with Ch_Offset_1 = 0 and bit clock inverted.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
n-1 n-2 n-3
LD (n)
3
2
1
0
n-1 n-2 n-3
RD (n)
3
LD(n+1)
Ch_Offset_1 = 0
Ch_Offset_1 = 0
LD(n) = nth Sample of Left-Channel Data
RD(n) = nth Sample of Right-Channel Data
Figure 15. Left-Justified Mode With Ch_Offset_1 = 0, Bit Clock Inverted
For left-justified mode, the number of bit clocks per frame must be greater than twice the programmed word
length of the data. Also, the programmed offset value must be less than the number of bit clocks per frame by at
least the programmed word length of the data.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
17
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Feature Description (continued)
When the time-slot-based channel assignment is disabled (page 0 / register 38, bit D0 = 0), the left and right
channels have the same offset Ch_Offset_1 (page 0 / register 28), and each edge of the word clock starts data
transfer for one of the two channels, depending on whether or not channel swapping is enabled. Data bits are
valid on the rising edges of the bit clock. With the time-slot-based channel assignment enabled (page 0 / register
38, bit D0 = 1), the left and right channels have independent offsets (Ch_Offset_1 and Ch_Offset_2). The rising
edge of the word clock starts data transfer for the first channel after a delay of its programmed offset
(Ch_Offset_1) for this channel. Data transfer for the second channel starts after a delay of its programmed offset
(Ch_Offset_2) from the LSB of the first-channel data. The falling edge of the word clock is not used.
With no channel swapping, the MSB of the left channel is valid on the (Ch_Offset_1 + 1)th rising edge of the bit
clock following the rising edge of the word clock. And, the MSB of the right channel is valid on the (Ch_Offset_1
+ 1)th rising edge of the bit clock following the falling edge of the word clock. The operation in this case, with
offset of 1, is shown in the timing diagram of Figure 14. Because channel swapping is not enabled, the leftchannel data is before the right-channel data. With channel swapping enabled, the MSB of the right channel is
valid on the (Ch_Offset_1 + 1)th rising edge of the bit clock following the rising edge of the word clock. And, the
MSB of the left channel is valid on the (Ch_Offset_1 + 1)th rising edge of the bit clock following the falling edge
of the word clock. The operation in this case, with offset of 1, is shown in the timing diagram of Figure 16. As
shown in the diagram, the right-channel data of a frame is before the left-channel data of that frame, due to
channel swapping. Otherwise, the behavior is similar to the case where channel swapping is disabled. The MSB
of the right-channel data is valid on the second rising edge of the bit clock after the rising edge of the word clock,
due to an offset of 1. Similarly, the MSB of the left-channel data is valid on the second rising edge of the bit clock
after the falling edge of the word clock.
WORD
CLOCK
RIGHT CHANNEL
LEFT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
n-1 n-2 n-3
3
2
1
RD(n)
LD(n)
Ch_Offset_1 = 1
Ch_Offset_1 = 1
0
n-1 n-2 n-3
RD(n+1)
Figure 16. Left-Justified Mode With Ch_Offset_1 = 1, Channel Swapping Enabled
When time-slot-based mode is enabled with no channel swapping, the MSB of the left channel is valid on the
(Offset_1 + 1)th rising edge of the bit clock following the rising edge of the word clock. And, the MSB of the right
channel is valid on the (Ch_Offset_2 + 1)th rising edge of the bit clock following the LSB of the left channel.
Figure 17 shows the operation with time-slot-based mode enabled and Ch_Offset_1 = 0 and Ch_Offset_2 = 1.
The MSB of the left channel is valid on the first rising edge of the bit clock after the rising edge of the word clock.
Data transfer for the right channel does not wait for the falling edge of the word clock, and the MSB of the right
channel is valid on the second rising edge of the bit clock after the LSB of the left channel.
18
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Feature Description (continued)
WORD
CLOCK
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
n-1 n-2 n-3
3
2
LD (n)
Left Channel
RD (n)
Right Channel
Ch_Offset_1 = 0
Ch_Offset_2 = 1
1
0
n-1 n-2 n-3
LD(n+1)
Figure 17. Left-Justified Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 = 0, Ch_Offset_2 = 1
For the case with time-slot-based mode enabled and channel swapping enabled, the MSB of the right channel is
valid on the (Ch_Offset_1 + 1)th rising edge of the bit clock following the rising edge of the word clock. And, the
MSB of the left channel is valid on the (Ch_Offset_2 + 1)th rising edge of the bit clock following the LSB of the
right channel. Figure 18 shows the operation in this mode with Ch_Offset_1 = 0 and Ch_Offset_2 = 1. The MSB
of the right channel is valid on the first rising edge of the bit clock after the rising edge of the word clock. Data
transfer for the left channel starts following the completion of data transfer for the right channel without waiting for
the falling edge of the word clock. The MSB of the left channel is valid on the second rising edge of the bit clock
after the LSB of the right channel.
WORD
CLOCK
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
n-1 n-2 n-3
3
2
RD(n)
Right Channel
LD (n)
Left Channel
Ch_Offset_1 = 0
Ch_Offset_2 = 1
1
0
n-1 n-2 n-3
RD(n+1)
Figure 18. Left-Justified Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 = 0, Ch_Offset_2 = 1,
Channel Swapping Enabled
10.3.6.3 I2S Mode
In I2S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge
of the word clock. Similarly, the MSB of the right channel is valid on the second rising edge of the bit clock after
the rising edge of the word clock. Figure 19 shows the standard I2S timing.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
19
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Feature Description (continued)
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
3
n-1 n-2 n-3
LD(n)
2
0
1
RD(n)
Ch_Offset_1 = 0
3
n-1 n-2 n-3
LD(n+1)
Ch_Offset_1 = 0
LD(n) = nth Sample of Left-Channel Data
RD(n) = nth Sample of Right-Channel Data
Figure 19. I2S Mode (Standard Timing)
Figure 20 shows the I2S mode timing with Ch_Offset_1 = 2.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1
5
3
4
2
1
0
n-1
5
3
4
LD(n)
2
1
0
RD(n)
Ch_Offset_1 = 2
5
n-1
LD(n+1)
Ch_Offset_1 = 2
LD(n) = nth Sample of Left-Channel Data
RD(n) = nth Sample of Right-Channel Data
Figure 20. I2S Mode With Ch_Offset_1 = 2
Figure 21 shows the I2S mode timing with Ch_Offset_1 = 0 and bit clock inverted.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
n-1 n-2 n-3
LD(n)
3
2
1
0
RD(n)
Ch_Offset_1 = 0
n-1 n-2 n-3
3
LD(n+1)
Ch_Offset_1 = 0
LD(n) = nth Sample of Left-Channel Data
RD(n) = nth Sample of Right-Channel Data
Figure 21. I2S Mode With Ch_Offset_1 = 0, Bit Clock Inverted
For I2S mode, the number of bit clocks per channel must be greater than or equal to the programmed word
length of the data. Also, the programmed offset value must be less than the number of bit clocks per frame by at
least the programmed word length of the data.
20
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Feature Description (continued)
10.3.6.4 DSP Mode
In DSP mode, the rising edge of the word clock starts the data transfer with the left-channel data first and is
immediately followed by the right-channel data. Each data bit is valid on the falling edge of the bit clock.
Figure 22 shows the standard timing for the DSP mode.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
0 n-1 n-2 n-3
1
LD(n)
3
2
1
n-1 n-2 n-3
0
RD(n)
LD(n) = n'th sample of left channel date
3
LD(n+1)
RD(n) = n'th sample of right channel date
Figure 22. DSP Mode (Standard Timing)
Figure 23 shows the DSP mode timing with Ch_Offset_1 = 1.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
3
n-1 n-2 n-3
3 2 1
2 1 0 n-1 n-2 n-3
LD(n)
0
n-1 n-2 n-3
RD(n)
LD(n+1)
Ch_Offset_1 = 1
LD(n) = nth Sample of Left-Channel DatA
RD(n) = nth Sample of Right-Channel Data
Figure 23. DSP Mode With Ch_Offset_1 = 1
Figure 24 shows the DSP mode timing with Ch_Offset_1 = 0 and bit clock inverted.
WORD
CLOCK
LEFT CHANNEL
RIGHT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0 n-1 n-2 n-3
LD(n)
3
2
1
n-1 n-2 n-3
0
RD(n)
3
LD (n+1)
Ch_Offset_1 = 0
Figure 24. DSP Mode With Ch_Offset_1 = 0, Bit Clock Inverted
For DSP mode, the number of bit clocks per frame must be greater than twice the programmed word length of
the data. Also, the programmed offset value must be less than the number of bit clocks per frame by at least the
programmed word length of the data.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
21
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Feature Description (continued)
Figure 25 shows the DSP time-slot-based mode without channel swapping, and with Ch_Offset_1 = 0 and
Ch_Offset_2 = 3. The MSB of left channel data is valid on the first falling edge of the bit clock after the rising
edge of the word clock. Because the right channel has an offset of 3, the MSB of its data is valid on the third
falling edge of the bit clock after the LSB of the left-channel data. As in the case of other modes, the serial output
bus is put in the high-impedance state, if Hi-Z state operation of the output is enabled, during all the extra bitclock cycles in the frame.
WORD
CLOCK
RIGHT CHANNEL
LEFT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
0
n-1 n-2 n-3
RD(n)
3
2
1
0
LD(n)
Ch_Offset_1 = 0
n-1 n-2 n-3
3
RD(n+1)
Ch_Offset_2 = 3
Figure 25. DSP Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 = 0, Ch_Offset_2 = 3
Figure 26 shows the timing diagram for the DSP mode with left and right channels swapped, Ch_Offset_1 = 0,
and Ch_Offset_2 = 3. The MSB of the right channel is valid on the first falling edge of the bit clock after the rising
edge of the word clock. And, the MSB of the left channel is valid three bit-clock cycles after the LSB of right
channel, because the offset for the left channel is 3.
WORD
CLOCK
RIGHT CHANNEL
LEFT CHANNEL
BIT
CLOCK
DATA
n-1 n-2 n-3
3
2
1
RD(n)
Ch_Offset_1 = 0
0
n-1 n-2 n-3
3
2
1
0
LD(n)
n-1 n-2 n-3
3
RD(n+1)
Ch_Offset_2 = 3
Figure 26. DSP Mode, Time-Slot-Based Mode Enabled, Ch_Offset_1 = 0, Ch_Offset_2 = 3, Channel Swap
Enabled
10.3.7 Audio Clock Generation
The audio converters in fully programmable filter mode in the TLV320ADC3001 need an internal audio master
clock at a frequency of ≥ N × fS, where N = IADC (page 0, register 21) when filter mode (page 0, register 61)
equals zero, otherwise N equals the instruction count from Table 6, ADC Processing Blocks. The master clock is
obtained from an external clock signal applied to the device.
The device can accept an MCLK input from 512 kHz to 50 MHz, which can then be passed through either a
programmable divider or a PLL, to get the proper internal audio master clock needed by the device. The BCLK
input can also be used to generate the internal audio master clock.
A primary concern is proper operation of the codec at various sample rates with the limited MCLK frequencies
available in the system. This device includes a highly programmable PLL to accommodate such situations easily.
The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs, with particular focus
paid to the standard MCLK rates already widely used.
When the PLL is enabled,
fS = (PLLCLK_IN × K × R) / (NADC × MADC × AOSR × P)
22
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Feature Description (continued)
where
•
•
•
•
•
•
P = 1, 2, 3,…, 8
R = 1, 2, …, 16
K = J.D
J = 1, 2, 3, …, 63
D = 0000, 0001, 0002, 0003, …, 9998, 9999
PLLCLK_IN can be MCLK or BCLK, selected by page 0, register 4, bits D3–D2.
(1)
P, R, J, and D are register programmable. J is the integer portion of K (the numbers to the left of the decimal
point), while D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of
precision).
Examples:
If K
If K
If K
If K
=
=
=
=
8.5, then J = 8, D = 5000
7.12, then J = 7, D = 1200
14.03, then J = 14, D = 0300
6.0004, then J = 6, D = 0004
When the PLL is enabled and D = 0000, the following conditions must be satisfied to meet specified
performance:
512 kHz ≤ ( PLLCLK_IN / P ) ≤ 20 MHz
80 MHz ≤ (PLLCLK _IN × K × R / P ) ≤ 110 MHz
4 ≤ J ≤ 55
When the PLL is enabled and D ≠ 0000, the following conditions must be satisfied to meet specified
performance:
10 MHz ≤ PLLCLK _IN / P ≤ 20 MHz
80 MHz ≤ PLLCLK _IN × K × R / P ≤ 110 MHz
4 ≤ J ≤ 11
R=1
Example:
For MCLK = 12 MHz, fS = 44.1 kHz, NADC = 8, MADC = 2, and AOSR = 128:
Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264
Example:
For MCLK = 12 MHz, fS = 48 kHz , NADC = 8, MADC = 2, and AOSR = 128:
Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
23
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Feature Description (continued)
Table 1 lists several example cases of typical MCLK rates and how to program the PLL to achieve an fS of 44.1
kHz or 48 kHz with NADC = 8, MADC = 2, and AOSR = 128.
Table 1. Typical MCLK Rates
MCLK (MHz)
P
R
J
D
ACHIEVED fS
% ERROR
2.8224
1
1
32
0
44100.00
0.0000
5.6448
1
1
16
0
44100.00
0.0000
12.0
1
1
7
5264
44100.00
0.0000
13.0
1
1
6
9474
44099.71
–0.0007
16.0
1
1
5
6448
44100.00
0.0000
19.2
1
1
4
7040
44100.00
0.0000
19.68
1
1
4
5893
44100.30
0.0007
48.0
4
1
7
5264
44100.00
0.0000
2.048
1
1
48
0
48000.00
0.0000
3.072
1
1
32
0
48000.00
0.0000
4.096
1
1
24
0
48000.00
0.0000
6.144
1
1
16
0
48000.00
0.0000
8.192
1
1
12
0
48000.00
0.0000
12.0
1
1
8
1920
48000.00
0.0000
13.0
1
1
7
5618
47999.71
–0.0006
16.0
1
1
6
1440
48000.00
0.0000
19.2
1
1
5
1200
48000.00
0.0000
19.68
1
1
4
9951
47999.79
–0.0004
48.0
4
1
8
1920
48000.00
0.0000
fS = 44.1 kHz
fS = 48 kHz
24
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
A detailed diagram of the audio clock section of the TLV320ADC3001 is shown in Figure 27.
BCLK
MCLK
50 MHz MAX
13 MHzMAX
BCLK is an input in slave mode
P0:0x1B(27):3 [ADC Interface Control ] (0h)
ADC_CLK ADC_MOD_CLK
P0:0x04(4) [Clock-Gen Muxing ] (0h)
PLL_CLK_IN REG
P0:0x1D(29)
[ADC Interface Control 2]
(2h)
PLL_CLKIN
50 MHz MAX
PLL
x(RxJ.D)/P
MCLK
50 MHz MAX
BCLK
P0:0x05(5) [PLL P and R -VAL ] (11h)
P0:0x06(6) [PLL J -VAL ] (4h)
P0:0x07(7) [PLL D -VAL MSB ] (0h)
P0:0x08(8) [PLL D -VAL LSB ] (0h)
26 MHzMAX
P0:0x1E(30)
[BDIV N _VAL ] (1h)
PLL_CLK
110 MHz MAX
13 MHz MAX
BDIV_CLKIN
÷N
N = 1, 2, …, 127, 128
P0:0x04(4)[Clock-Gen Muxing ] (0h)
CODEC_CLKIN REG
BCLK
BCLK is an output in master mode .
P0:0x1B(27):3[ADC Interface Control 1]
ADC_CLKIN
÷NADC
P0:0x12(18)
[ADC NADC _VAL ] (1h)
MCLK
50 MHzMAX
BCLK
PLL_CLK ADC_CLK ADC_MOD_CLK
13 MHzMAX
NADC = 1, 2, …, 127, 128
P0:0x19(25) [CLKOUT MUX ] (0h)
ADC_CLK
33 MHzMAX
÷MADC
CDIV_CLKIN
P0:0x13(19)
[ADC MADC_VAL] (1h)
110 MHzMAX
MADC = 1, 2, …, 127, 128
÷M
ADC_MOD_CLK
M = 1, 2, …, 127, 128
6.5 MHz MAX
÷AOSR
P0:0x1A(26)
[CLKOUT M_VAL ] (1h)
P0:0x14(20)
[ADC AOSR _VAL ] (80h)
AOSR =1, 2, …, 255, 256
CLKOUT (DOUT)
P0:0x35(53)
[DOUT Control ] (1Eh)
ADC_FS
100 kHz MAX
Note:
MADC x AOSR > IADC
Where IADC number of instructions (Instruction Count) for the ADC MAC engine, it is programmable from 2, 4, …, 510.
Convention:
Page Number: Register Number:{Register Bit}[Register Name](Reset Value)
Figure 27. Audio Clock-Generation Processing
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
25
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.3.8 Stereo Audio ADC
The TLV320ADC3001 includes a stereo audio ADC, which uses a delta-sigma modulator with 128-times
oversampling in single-rate mode, followed by a digital decimation filter. The ADC supports sampling rates from 8
kHz to 48 kHz in single-rate mode, and up to 96 kHz in dual-rate mode. Whenever the ADC is in operation, the
device requires that an audio master clock be provided and appropriate audio clock generation be set up within
the device.
In order to provide optimal system power dissipation, the stereo ADC can be powered one channel at a time, to
support the case where only mono record capability is required. In addition, both channels can be fully or partially
powered down.
The integrated digital decimation filter removes high-frequency content and downsamples the audio data from an
initial sampling rate of 128 fS to the final output sampling rate of fS. The decimation filter provides a linear phase
output response with a group delay of 17/fS. The –3-dB bandwidth of the decimation filter extends to 0.45 fS and
scales with the sample rate (fS). The filter has minimum 73-dB attenuation over the stop band from 0.55 fS to 64
fS. Independent digital highpass filters are also included with each ADC channel, with a corner frequency that can
be set independently by programmable coefficients or can be disabled entirely.
Because of the oversampling nature of the audio ADC and the integrated digital decimation filtering,
requirements for analog anti-aliasing filtering are relaxed. The TLV320ADC3001 integrates a second-order
analog anti-aliasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimation filter,
provides sufficient anti-aliasing filtering without requiring additional external components.
The ADC is preceded by a programmable-gain amplifier (PGA), which allows analog gain control from 0 dB to 40
dB in steps of 0.5 dB. The PGA gain changes are implemented with an internal soft-stepping algorithm that only
changes the actual volume level by one 0.5-dB step every one or two ADC output samples, depending on the
register programming (see register page 0 / register 81). This soft-stepping makes sure that volume control
changes occur smoothly with no audible artifacts. On reset, the PGA gain defaults to a mute condition, and on
power down, the PGA soft-steps the volume to mute before shutting down. A read-only flag is set whenever the
gain applied by PGA equals the desired value set by the register. The soft-stepping control can also be disabled
by programming a register bit. When soft stepping is enabled, the audio master clock must be applied to the
device after the ADC power-down register is written to ensure the soft-stepping to mute has completed. When
the ADC power-down flag is no longer set, the audio master clock can be shut down.
10.3.9 Audio Analog Inputs
10.3.9.1 Digital Volume Control
The TLV320ADC3001 also has a digital volume-control block with a range from –12 dB to 20 dB in steps of 0.5
dB. It is set by programming page 0 / register 83 and page 0 / register 84 for left and right channels, respectively.
Table 2. Digital Volume Control for ADC
DESIRED GAIN
dB
26
LEFT / RIGHT CHANNEL PAGE 0 /
REGISTER 83, PAGE 0 /
REGISTER 84, BITS D6–D0
–12
110 1000
–11.5
110 1001
–11
110 1010
...
...
–0.5
111 1111
0
000 0000 (default)
0.5
000 0001
...
...
19.5
010 0111
20
010 1000
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
During volume control changes, the soft-stepping feature is used to avoid audible artifacts. The soft-stepping rate
can be set to either 1 or 2 gain steps per sample. Soft-stepping can also be entirely disabled. This soft-stepping
is configured via page 0 / register 81, bits D1–D0, and is common to soft-stepping control for the analog PGA.
During power-down of an ADC channel, this volume control soft-steps down to –12 dB before powering down.
Due to the soft-stepping control, soon after changing the volume control setting or powering down the ADC
channel, the actual applied gain may be different from the one programmed through the control register. The
TLV320ADC3001 gives feedback to the user through read-only flags page 0 / register 36, bit D7 for the left
channel and page 0 / register 36, bit D3 for the right channel.
10.3.9.2 Fine Digital Gain Adjustment
Additionally, the gain in each of the channels is finely adjustable in steps of 0.1 dB. This is useful when trying to
match the gain between channels. By programming page 0 / register 82, the gain can be adjusted from 0 dB to
–0.4 dB in steps of 0.1 dB. This feature, in combination with the regular digital volume control, allows the gains
through the left and right channels be matched in the range of –0.5 dB to 0.5 dB with a resolution of 0.1 dB.
10.3.9.3 AGC
The TLV320ADC3001 includes automatic gain control (AGC) for ADC recording. AGC can be used to maintain a
nominally-constant output level when recording speech. As opposed to manually setting the PGA gain, in the
AGC mode, the circuitry automatically adjusts the PGA gain as the input signal becomes overly loud or weak,
such as when a person speaking into a microphone moves closer to or farther from the microphone. The AGC
algorithm has several programmable parameters, including target gain, attack and decay time constants, noise
threshold, and max PGA applicable, that allow the algorithm to be fine-tuned for any particular application. The
algorithm uses the absolute average of the signal (which is the average of the absolute value of the signal) as a
measure of the nominal amplitude of the output signal. Because the gain can be changed at the sample interval
time, the AGC algorithm operates at the ADC sample rate.
• Target level represents the nominal output level at which the AGC attempts to hold the ADC output signal
level. The TLV320ADC3001 allows programming of eight different target levels, which can be programmed
from –5.5 dB to –24 dB relative to a full-scale signal. Because the TLV320ADC3001 reacts to the signal
absolute average and not to peak levels, it is recommended that the target level be set with enough margin to
avoid clipping at the occurrence of loud sounds.
• Attack time determines how quickly the AGC circuitry reduces the PGA gain when the output signal level
exceeds the target level due to increase in input signal level. A wide range of attack-time programmability is
supported in terms of number of samples (that is, number of ADC sample-frequency clock cycles).
• Decay time determines how quickly the PGA gain is increased when the output signal level falls below the
target level due to reduction in input signal level. A wide range of decay time programmability is supported in
terms of number of samples (that is, number of ADC sample-frequency clock cycles).
• Noise threshold is a reference level. If the input speech average value falls below the noise threshold, the
AGC considers it as a silence and hence brings down the gain to 0 dB in steps of 0.5 dB every sample period
and sets the noise-threshold flag. The gain stays at 0 dB unless the input speech signal average rises above
the noise threshold setting. This ensures that noise is not amplified in the absence of speech. Noise threshold
level in the AGC algorithm is programmable from –30 dB to –90 dB of full-scale. When the AGC noise
threshold is set to –70 dB, –80 db, or –90 dB, the microphone input max PGA applicable setting must be
greater than or equal to 11.5 dB, 21.5 dB, or 31.5 dB, respectively. This operation includes hysteresis and
debounce to avoid the AGC gain from cycling between high gain and 0 dB when signals are near the noise
threshold level. The noise (or silence) detection feature can be entirely disabled by the user.
• Max PGA applicable allows the designer to restrict the maximum gain applied by the AGC. This can be used
for limiting PGA gain in situations where environmental noise is greater than the programmed noise threshold.
Microphone input Max PGA applicable can be programmed from 0 dB to 40 dB in steps of 0.5 dB.
• Hysteresis, as the name suggests, determines a window around the noise threshold which must be
exceeded to detect that the recorded signal is indeed either noise or signal. If initially the energy of the
recorded signal is greater than the noise threshold, then the AGC recognizes it as noise only when the
energy of the recorded signal falls below the noise threshold by a value given by hysteresis. Similarly, after
the recorded signal is recognized as noise, for the AGC to recognize it as a signal, its energy must exceed
the noise threshold by a value given by the hysteresis setting. In order to prevent the AGC from jumping
between noise and signal states, (which can happen when the energy of recorded signal is close to the noise
threshold) a non-zero hysteresis value must be chosen. The hysteresis feature can also be disabled.
• Debounce time (noise and signal) determines the hysteresis in time domain for noise detection. The AGC
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
27
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
•
•
•
•
•
www.ti.com
continuously calculates the energy of the recorded signal. If the calculated energy is less than the set noise
threshold, then the AGC does not increase the input gain to achieve the target level. However, to handle
audible artifacts which can occur when the energy of the input signal is close to the noise threshold, the AGC
checks if the energy of the recorded signal is less than the noise threshold for a time greater than the noise
debounce time. Similarly, the AGC starts increasing the input-signal gain to reach the target level when the
calculated energy of the input signal is greater than the noise threshold. Again, to avoid audible artifacts when
the input-signal energy is close to noise threshold, the energy of the input signal must continuously exceed
the noise threshold value for the signal-debounce time. If the debounce times are kept small, then audible
artifacts can result by rapid enabling and disabling the AGC function. At the same time, if the debounce time
is kept too large, then the AGC may take time to respond to changes in levels of input signals with respect to
the noise threshold. Both noise and signal-debounce time can be disabled.
The AGC noise-threshold flag is a read-only flag indicating that the input signal has levels lower than the
noise threshold, and thus is detected as noise (or silence). In such a condition, the AGC applies a gain of 0
dB.
Gain applied by AGC is a ready-only register setting which gives a real-time feedback to the system on the
gain applied by the AGC to the recorded signal. This, along with the target setting, can be used to determine
the input signal level. In a steady-state situation
Target Level (dB ) = Gain Applied by AGC (dB) + Input Signal Level (dB)
When the AGC noise threshold flag is set, then the status of gain applied by AGC is not valid.
The AGC saturation flag is a read-only flag indicating that the ADC output signal has not reached its target
level. However, the AGC is unable to increase the gain further because the required gain is higher than the
maximum allowed PGA gain. Such a situation can happen when the input signal has low energy and the
noise threshold is also set low. When the AGC noise threshold flag is set, the status of AGC saturation flag
must be ignored.
The ADC saturation flag is a read-only flag indicating an overflow condition in the ADC channel. On
overflow, the signal is clipped and distortion results. This typically happens when the AGC target level is kept
high and the energy in the input signal increases faster than the attack time.
An AGC lowpass filter is used to help determine the average level of the input signal. This average level is
compared to the programmed detection levels in the AGC to provide the correct functionality. This lowpass
filter is in the form of a first-order IIR filter. Two 8-bit registers are used to form the 16-bit digital coefficient as
shown on the register map. In this way, a total of 6 registers are programmed to form the three IIR
coefficients. The transfer function of the filter implemented for signal level detection is given by
H(z) =
N0 + N1z -1
215 - D1z -1
where
•
•
•
•
Coefficient N0 can be programmed by writing into page 4 / register 2 and page 4 / register 3.
Coefficient N1 can be programmed by writing into page 4 / register 4 and page 4 / register 5.
Coefficient D1 can be programmed by writing into page 4 / register 6 and page 4 / register 7.
N0, N1, and D1 are 16-bit 2s-complement numbers and their default values implement a lowpass filter with
cutoff at 0.002735 × ADC_fS .
(2)
See Table 3 for various AGC programming options. AGC can be used only if the analog microphone input is
routed to the ADC channel.
Table 3. AGC Parameter Settings
FUNCTION
CONTROL REGISTER
LEFT ADC
CONTROL REGISTER
RIGHT ADC
BIT
AGC enable
Page 0 / register 86
Page 0 / register 94
D(7)
Target Level
Page 0 / register 86
Page 0 / register 94
D(6:4)
Hysteresis
Page 0 / register 87
Page 0 / register 95
D(7:6)
Noise threshold
Page 0 / register 87
Page 0 / register 95
D(5:1)
Max PGA applicable
Page 0 / register 88
Page 0 / register 96
D(6:0)
Time constants (attack time)
Page 0 / register 89
Page 0 / register 97
D(7:0)
Time constants (decay time)
Page 0 / register 90
Page 0 / register 98
D(7:0)
28
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 3. AGC Parameter Settings (continued)
FUNCTION
CONTROL REGISTER
LEFT ADC
CONTROL REGISTER
RIGHT ADC
BIT
Debounce time (noise)
Page 0 / register 91
Page 0 / register 99
D(4:0)
Debounce time (signal)
Page 0 / register 92
Page 0 / register 100
D(3:0)
Gain applied by AGC
Page 0 / register 93
Page 0 / register 101
D(7:0) (read-only)
AGC noise threshold flag
Page 0 / register 45 (sticky flag),
Page 0 / register 47 (non-sticky flag)
Page 0 / register 45 (sticky flag),
Page 0 / register 47 (non-sticky flag)
D(6:5) (read-only)
AGC saturation flag
Page 0 / register 36 (sticky flag)
Page 0 / register 36 (sticky flag)
D(5), D(1) (read-only)
ADC saturation flag
Page 0 / register 42 (sticky flag),
Page 0 / register 43 (non-sticky flag)
Page 0 / register 42 (sticky flag),
Page 0 / register 43 (non-sticky flag)
D(3:2) (read-only)
Input
Signal
Output
Signal
Target
Level
AGC
Gain
Decay Time
Attack
Time
Figure 28. AGC Characteristics
The TLV320ADC3001 includes three analog audio input pins, which can be configured as one fully-differential
pair and one single-ended input, or as three single-ended audio inputs. These pins connect through series
resistors and switches to the virtual ground terminals of two fully differential operational amplifiers (one per
ADC/PGA channel). By selecting to turn on only one set of switches per operational amplifier at a time, the inputs
can be effectively multiplexed to each ADC PGA channel.
By selecting to turn on multiple sets of switches per operational amplifier at a time, mixing can also be achieved.
Mixing of multiple inputs can easily lead to PGA outputs that exceed the range of the internal operational
amplifiers, resulting in saturation and clipping of the mixed output signal. Whenever mixing is being implemented,
the user must take adequate precautions to avoid such a saturation case from occurring. In general, the mixed
signal must not exceed 2 Vpp (single-ended) or 4 Vpp (differential).
In most mixing applications, there is also a general need to adjust the levels of the individual signals being
mixed. For example, if a soft signal and a large signal are to be mixed and played together, the soft signal
generally must be amplified to a level comparable to the large signal before mixing. In order to accommodate this
need, the TLV320ADC3001 includes input level control on each of the individual inputs before they are mixed or
multiplexed into the ADC PGAs, with programmable attenuation at 0 dB, –6 dB, or off.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
29
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
NOTE
This input level control is not intended to be a volume control, but instead used for coarse
level setting. Finer soft-stepping of the input level is implemented in this device by the
ADC PGA.
AGC
IN1L(P)
IN1L(P)
IN2L
IN2L
+
IN1R(M)
+
--
PGA
0/+40 dB
0.5 dB steps
ADC
IN1L(P)
+
-
IN1R(M)
All coarse stage attenuations are set to 0 dB, -6 dB, or Off by register setting.
The default is all the switches are off at startup.
AGC
IN1R(M)
IN1R(M)
+
IN1L(P)
+
IN1L(P)
IN1R(M)
-+
-
PGA
0/+40 dB
0.5 dB steps
ADC
Figure 29. TLV320ADC3001 Available Audio Input Path Configurations
Table 4. TLV320ADC3001 Audio Signals
AUDIO SIGNALS AVAILABLE TO LEFT ADC
AUDIO SIGNALS AVAILABLE TO RIGHT ADC
SINGLE-ENDED INPUTS
DIFFERENTIAL INPUTS
SINGLE-ENDED INPUTS
DIFFERENTIAL INPUTS
IN1L(P)
IN1L(P), IN1R(M)
IN1R(M)
IN1L(P), IN1R(M)
IN2L
IN1L(P)
IN1R(M)
Inputs can be selected as single-ended instead of fully-differential, and mixing or multiplexing into the ADC PGAs
is also possible in this mode. It is not possible, however, for an input pair to be selected as fully-differential for
connection to one ADC PGA and simultaneously selected as single-ended for connection to the other ADC PGA
channel. However, it is possible for an input to be selected or mixed into both left- and right-channel PGAs, as
long as it has the same configuration for both channels (either both single-ended or both fully differential).
10.3.10 Input Impedance and VCM Control
The TLV320ADC3001 includes several programmable settings to control analog input pins, particularly when
they are not selected for connection to an ADC PGA. The default option allows unselected inputs to be put into a
high-impedance state, such that the input impedance seen looking into the device is extremely high. However,
the pins on the device do include protection diode circuits connected to AVDD and AVSS. Thus, if any voltage is
driven onto a pin approximately one diode drop (~0.6 V) above AVDD or one diode drop below AVSS, these
protection diodes will begin conducting current, resulting in an effective impedance that no longer appears as a
high-impedance state.
30
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Another programmable option for unselected analog inputs is to weakly hold them at the common-mode input
voltage of the ADC PGA (which is determined by an internal band-gap voltage reference). This is useful to keep
the ac-coupling capacitors connected to analog inputs biased up at a normal dc level, thus avoiding the need for
them to charge up suddenly when the input is changed from being unselected to selected for connection to an
ADC PGA. This option is controlled in page 1 / register 52 through page 1 / register 57. The user must specify
this option is disabled when an input is selected for connection to an ADC PGA or selected for the analog input
bypass path, because it can corrupt the recorded input signal if left operational when an input is selected.
In most cases, the analog input pins on the TLV320ADC3001 must be ac-coupled to analog input sources, the
only exception to this generally being if an ADC is being used for dc voltage measurement. The ac-coupling
capacitor causes a highpass filter pole to be inserted into the analog signal path, so the size of the capacitor
must be chosen to move that filter pole sufficiently low in frequency to cause minimal effect on the processed
analog signal. The input impedance of the analog inputs when selected for connection to an ADC PGA varies
with the setting of the input level control, starting at approximately 35 kΩ with an input level control setting of 0
dB, and 62.5 kΩ when the input level control is set at –6 dB. For example, using a 0.1-μF ac-coupling capacitor
at an analog input will result in a highpass filter pole of 45.5 Hz when the 0-dB input level-control setting is
selected. To set a highpass corner for the application, the following input impedance table (Table 5) has been
provided with various mixer gains and microphone PGA ranges.
Table 5. Single-Ended Input Impedance vs PGA Ranges
(1)
(1)
MIXER GAIN (dB)
MICROPHONE PGA RANGE (dB)
INPUT IMPEDANCE (Ω)
0
0–5.5
35,000
0
6–11.5
38,889
0
12–17.5
42,000
0
18–23.5
44,074
0
24–29.5
45,294
0
30–35.5
45,960
0
36–40
46,308
–6
0–5.5
62,222
–6
6–11.5
70,000
–6
12–17.5
77,778
–6
18–23.5
84,000
–6
24–29.5
88,148
–6
30–35.5
90,588
–6
36–40
91,919
Valid when only one input is enabled
10.3.11 MICBIAS Generation
The TLV320ADC3001 includes a programmable microphone bias output voltage (MICBIAS), capable of providing
output voltages of 2 V or 2.5 V (both derived from the on-chip band-gap voltage) with 4-mA output-current drive
capability. In addition, the MICBIAS may be programmed to be switched to AVDD directly through an on-chip
switch, or it can be powered down completely when not needed, for power savings. This function is controlled by
register programming in page 1 / register 51.
10.3.12 ADC Decimation Filtering and Signal Processing
The TLV320ADC3001 ADC channel includes a built-in digital decimation filter to process the oversampled data
from the delta-sigma modulator to generate digital data at the Nyquist sampling rate with high dynamic range.
The decimation filter can be chosen from three different types, depending on the required frequency response,
group delay, and sampling rate.
10.3.12.1 Processing Blocks
The TLV320ADC3001 offers a range of processing blocks which implement various signal processing capabilities
along with decimation filtering. These processing blocks give users the choice of how much and what type of
signal processing they may use and which decimation filter is applied.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
31
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
The signal processing blocks available are:
• First-order IIR
• Scalable number of biquad filters
• Variable-tap FIR filter
• AGC
The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low group delay in
combination with various signal processing effects such as audio effects and frequency shaping. The available
first order IIR, biquad, and FIR filters have fully user-programmable coefficients. ADC processing blocks can be
selected by writing to page 0 / register 61. The default (reset) processing block is PRB_R1.
Table 6. ADC Processing Blocks
PROCESSING
BLOCKS
CHANNEL
DECIMATION
FILTER
1ST ORDER
IIR
AVAILABLE
NUMBER
BIQUADS
FIR
REQUIRED AOSR
VALUE
RESOURCE
CLASS
PRB_R1
Stereo
A
Yes
0
No
128, 64
6
PRB_R2
Stereo
A
Yes
5
No
128, 64
8
PRB_R3
Stereo
A
Yes
0
25-tap
128, 64
8
PRB_R4
Right
A
Yes
0
No
128, 64
3
PRB_R5
Right
A
Yes
5
No
128, 64
4
PRB_R6
Right
A
Yes
0
25-tap
128, 64
4
PRB_R7
Stereo
B
Yes
0
No
64
3
PRB_R8
Stereo
B
Yes
3
No
64
4
PRB_R9
Stereo
B
Yes
0
20-tap
64
4
PRB_R10
Right
B
Yes
0
No
64
2
PRB_R11
Right
B
Yes
3
No
64
2
PRB_R12
Right
B
Yes
0
20-tap
64
2
PRB_R13
Right
C
Yes
0
No
32
3
PRB_R14
Stereo
C
Yes
5
No
32
4
PRB_R15
Stereo
C
Yes
0
25-tap
32
4
PRB_R16
Right
C
Yes
0
No
32
2
PRB_R17
Right
C
Yes
5
No
32
2
PRB_R18
Right
C
Yes
0
25-tap
32
2
10.3.12.2 Processing Blocks – Details
10.3.12.2.1 First-Order IIR, AGC, Filter A
From Delta-Sigma
Modulator or
Digital Microphone
Filter A
x
st
1 Order
IIR
AGC
Gain
Compen
Sation
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 30. Signal Chain for PRB_R1 and PRB_R4
32
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
10.3.12.2.2 Five Biquads, First-Order IIR, AGC, Filter A
From Delta-Sigma
Modulator or
Digital Microphone
Filter A
HA
HB
HC
HD
st
1 Order
IIR
x
HE
AGC
Gain
Compen
sation
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 31. Signal Chain for PRB_R2 and PRB_R5
10.3.12.2.3 25-Tap FIR, First-Order IIR, AGC, Filter A
From Delta-Sigma
Modulator or
Digital Microphone
AGC
Gain
Compen
sation
st
Filter A
1 Order
IIR
x
25-Tap FIR
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 32. Signal Chain for PRB_R3 and PRB_R6
10.3.12.2.4 First-Order IIR, AGC, Filter B
From Delta-Sigma
Modulator or
Digital Microphone
st
Filter B
x
1 Order
IIR
AGC
Gain
Compen
sation
To Audio
Interface
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 33. Signal Chain for PRB_R7 and PRB_R10
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
33
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.3.12.2.5 Three Biquads, First-Order IIR, AGC, Filter B
From Delta-Sigma
Modulator or
Digital Microphone
Filter B
HA
HC
HB
AGC
Gain
Compen
sation
1stOrder
IIR
x
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 34. Signal Chain for PRB_R8 and PRB_R11
10.3.12.2.6 20-Tap FIR, First-Order IIR, AGC, Filter B
From Delta-Sigma
Modulator or
Digital Microphone
AGC
Gain
Compen
sation
st
20-Tap FIR
Filter B
x
1 Order
IIR
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 35. Signal Chain for PRB_R9 and PRB_R12
10.3.12.2.7 First-Order IIR, AGC, Filter C
From Delta-Sigma
Modulator or
Digital Microphone
Filter C
x
st
1 Order
IIR
AGC
Gain
Compen
sation
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 36. Signal Chain for PRB_R13 and PRB_R16
34
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
10.3.12.2.8 Five Biquads, First-Order IIR, AGC, Filter C
From Delta-Sigma
Modulator or
Digital Microphone
Filter C
HA
HB
HC
HD
HE
x
st
1 Order
IIR
AGC
Gain
Compen
sation
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 37. Signal Chain for PRB_R14 and PRB_R17
10.3.12.2.9 25-Tap FIR, First-Order IIR, AGC, Filter C
From Delta-Sigma
Modulator or
Digital Microphone
st
Filter C
25-Tap FIR
x
1 Order
IIR
AGC
Gain
Compen
sation
To Audio
Interface
AGC
From
Digital Vol. Ctrl
To Analog PGA
Figure 38. Signal for PRB_R15 and PRB_R18
10.3.12.3 User-Programmable Filters
Depending on the selected processing block, different types and orders of digital filtering are available. A firstorder IIR filter is always available, and is useful to filter out possible dc components of the signal efficiently. Up to
five biquad sections, or alternatively up to 25-tap FIR filters, are available for specific processing blocks. The
coefficients of the available filters are arranged as sequentially indexed coefficients in two banks. If adaptive
filtering is chosen, the coefficient banks can be switched in real time.
The coefficients of these filters are each 16-bits wide, in 2s-complement and occupy two consecutive 8-bit
registers in the register space. Table 7.
10.3.12.3.1 First-Order IIR Section
The transfer function for the first-order IIR filter is given by Equation 3.
H(z) =
N0 + N1z -1
215 - D1z -1
(3)
The frequency response for the first-order IIR section with default coefficients is flat at a gain of 0 dB.
Table 7. ADC 1st order IIR Filter Coefficients
FILTER
First-order IIR
FILTER COEFFICIENT
ADC COEFFICIENT, LEFT CHANNEL
ADC COEFFICIENT, RIGHT CHANNEL
N0
C4 (page 4 / register 8 and page 4 /
register 9)
C36 (page 4 / register 72 and page 4 /
register 73)
N1
C5 (page 4 / register 10 and page 4 /
register 11)
C37 (page 4 / register 74 and page 4 /
register 75)
D1
C6 (page 4 / register 12 and page 4 /
register 13)
C38 (page 4 / register 76 and page 4 /
register 77)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
35
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.3.12.3.2 Biquad Section
The transfer function of each of the biquad filters is given by Equation 4.
H(z) =
N0 + 2 × N1z -1 + N2 z -2
215 - 2 ´ D1z -1 - D2 z -2
(4)
The frequency response for each of the biquad sections with default coefficients is flat at a gain of 0 dB.
Table 8. ADC Biquad Filter Coefficients
FILTER
FILTER
COEFFICIEN
T
Biquad A
Biquad B
Biquad C
Biquad D
Biquad E
ADC COEFFICIENT, LEFT CHANNEL
ADC COEFFICIENT, RIGHT CHANNEL
N0
C7 (page 4 / register 14 and page 4 / register 15)
C39 (page 4 / register 78 and page 4 / register 79)
N1
C8 (page 4 / register 16 and page 4 / register 17)
C40 (page 4 / register 80 and page 4 / register 81)
N2
C9 (page 4 / register 18 and page 4 / register 19)
C41 (page 4 / register 82 and page 4 / register 83)
D1
C10 (page 4 / register 20 and page 4 / register 21)
C42 (page 4 / register 84 and page 4 / register 85)
D2
C11 (page 4 / register 22 and page 4 / register 23)
C43 (page 4 / register 86 and page 4 / register 87)
N0
C12 (page 4 / register 24 and page 4 / register 25)
C44 (page 4 / register 88 and page 4 / register 89)
N1
C13 (page 4 / register 26 and page 4 / register 27)
C45 (page 4 / register 90 and page 4 / register 91)
N2
C14 (page 4 / register 28 and page 4 / register 29)
C46 (page 4 / register 92 and page 4 / register 93)
D1
C15 (page 4 / register 30 and page 4 / register 31)
C47 (page 4 / register 94 and page 4 / register 95)
D2
C16 (page 4 / register 32 and page 4 / register 33)
C48 (page 4 / register 96 and page 4 / register 97)
N0
C17 (page 4 / register 34 and page 4 / register 35)
C49 (page 4 / register 98 and page 4 / register 99)
N1
C18 (page 4 / register 36 and page 4 / register 37)
C50 (page 4 / register 100 and page 4 / register 101)
N2
C19 (page 4 / register 38 and page 4 / register 39)
C51 (page 4 / register 102 and page 4 / register 103)
D1
C20 (page 4 / register 40 and page 4 / register 41)
C52 (page 4 / register 104 and page 4 / register 105)
D2
C21 (page 4 / register 42 and page 4 / register 43)
C53 (page 4 / register 106 and page 4 / register 107)
N0
C22 (page 4 / register 44 and page 4 / register 45)
C54 (page 4 / register 108 and page 4 / register 109)
N1
C23 (page 4 / register 46 and page 4 / register 47)
C55 (page 4 / register 110 and page 4 / register 111)
N2
C24 (page 4 / register 48 and page 4 / register 49)
C56 (page 4 / register 112 and page 4 / register113)
D1
C25 (page 4 / register 50 and page 4 / register 51)
C57 (page 4 / register 114 and page 4 / register 115)
D2
C26 (page 4 / register 52 and page 4 / register 53)
C58 (page 4 / register 116 and page 4 / register 117)
N0
C27 (page 4 / register 54 and page 4 / register 55)
C59 (page 4 / register 118 and page 4 / register 119)
N1
C28 (page 4 / register 56 and page 4 / register 57)
C60 (page 4 / register 120 and page 4 / register 121)
N2
C29 (page 4 / register 58 and page 4 / register 59)
C61 (page 4 / register 122 and page 4 / register 123)
D1
C30 (page 4 / register 60 and page 4 / register 61)
C62 (page 4 / register 124 and page 4 / register 125)
D2
C31 (page 4 / register 62 and page 4 / register 63)
C63 (page 4 / register 126 and page 4 / register 127)
10.3.12.3.3 FIR Section
Six of the available ADC processing blocks offer FIR filters for signal processing. PRB_R9 and PRB_R12 feature
a 20-tap FIR filter, whereas the processing blocks PRB_R3, PRB_R6, PRB_R15, and PRB_R18 feature a 25-tap
FIR filter
M
H( z ) =
å Firn z -n
n =0
M = 24, for PRB_R3, PRB_R6, PRB_R15 and PRB_R18
M = 19, for PRB_R9 and PRB_R12
(5)
The coefficients of the FIR filters are 16-bit 2s-complement format and correspond to the ADC coefficient space
as listed in Table 9. There is no default transfer function for the FIR filter. When the FIR filter is used, all
applicable coefficients must be programmed.
36
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 9. ADC FIR Filter Coefficients
FILTER COEFFICIENT
ADC COEFFICIENT LEFT CHANNEL
ADC COEFFICIENT RIGHT CHANNEL
Fir0
C7 (page 4 / register 14 and page 4 / register 15)
C39 (page 4 / register 78 and page 4 / register 79)
Fir1
C8 (page 4 / register 16 and page 4 / register 17)
C40 (page 4 / register 80 and page 4 / register 81)
Fir2
C9 (page 4 / register 18 and page 4 / register 19)
C41 (page 4 / register 82 and page 4 / register 83)
Fir3
C10 (page 4 / register 20 and page 4 / register 21)
C42 (page 4 / register 84 and page 4 / register 85)
Fir4
C11 (page 4 / register 22 and page 4 / register 23)
C43 (page 4 / register 86 and page 4 / register 87)
Fir5
C12 (page 4 / register 24 and page 4 / register 25)
C44 (page 4 / register 88 and page 4 / register 89)
Fir6
C13 (page 4 / register 26 and page 4 / register 27)
C45 (page 4 / register 90 and page 4 / register 91)
Fir7
C14 (page 4 / register 28 and page 4 / register 29)
C46 (page 4 / register 92 and page 4 / register 93)
Fir8
C15 (page 4 / register 30 and page 4 / register 31)
C47 (page 4 / register 94 and page 4 / register 95)
Fir9
C16 (page 4 / register 32 and page 4 / register 33)
C48 (page 4 / register 96 and page 4 / register 97)
Fir10
C17 (page 4 / register 34 and page 4 / register 35)
C49 (page 4 / register 98 and page 4 / register 99)
Fir11
C18 (page 4 / register 36 and page 4 / register 37)
C50 (page 4 / register 100 and page 4 / register 101)
Fir12
C19 (page 4 / register 38 and page 4 / register 39)
C51 (page 4 / register 102 and page 4 / register 103)
Fir13
C20 (page 4 / register 40 and page 4 / register 41)
C52 (page 4 / register 104 and page 4 / register 105)
Fir14
C21 (page 4 / register 42 and page 4 / register 43)
C53 (page 4 / register 106 and page 4 / register 107)
Fir15
C22 (page 4 / register 44 and page 4 / register 45)
C54 (page 4 / register 108 and page 4 / register 109)
Fir16
C23 (page 4 / register 46 and page 4 / register 47)
C55 (page 4 / register 110 and page 4 / register 111)
Fir17
C24 (page 4 / register 48 and page 4 / register 49)
C56 (page 4 / register 112 and page 4 / register113)
Fir18
C25 (page 4 / register 50 and page 4 / register 51)
C57 (page 4 / register 114 and page 4 / register 115)
Fir19
C26 (page 4 / register 52 and page 4 / register 53)
C58 (page 4 / register 116 and page 4 / register 117)
Fir20
C27 (page 4 / register 54 and page 4 / register 55)
C59 (page 4 / register 118 and page 4 / register 119)
Fir21
C28 (page 4 / register 56 and page 4 / register 57)
C60 (page 4 / register 120 and page 4 / register 121)
Fir22
C29 (page 4 / register 58 and page 4 / register 59)
C61 (page 4 / register 122 and page 4 / register 123)
Fir23
C30 (page 4 / register 60 and page 4 / register 61)
C62 (page 4 / register 124 and page 4 / register 125)
Fir24
C31 (page 4 / register 62 and page 4 / register 63)
C63 (page 4 / register 126 and page 4 / register 127)
10.3.12.4 Decimation Filter
The TLV320ADC3001 offers three different types of decimation filters. The integrated digital decimation filter
removes high-frequency content and downsamples the audio data from an initial sampling rate of AOSR × fS to
the final output sampling rate of fS. The decimation filtering is achieved using a higher-order CIC filter followed by
linear-phase FIR filters. The decimation filter cannot be chosen by itself, it is implicitly set through the chosen
processing block.
The following subsections describe the properties of the available filters A, B, and C.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
37
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.3.12.4.1 Decimation Filter A
This filter is intended for use at sampling rates up to 48 kHz. When configuring this filter, the oversampling ratio
of the ADC can either be 128 or 64. For highest performance, the oversampling ratio must be set to 128. Filter A
can also be used for 96 kHz at an AOSR of 64.
Table 10. ADC Decimation Filter A, Specification
PARAMETER
CONDITION
VALUE (TYPICAL)
UNIT
AOSR = 128
Filter gain pass band
0…0.39 fS
0.062
dB
Filter gain stop band
0.55…64 fS
–73
dB
17/fS
s
Filter group delay
Pass-band ripple, 8 ksps
0…0.39 fS
0.062
dB
Pass-band ripple, 44.18 ksps
0…0.39 fS
0.05
dB
Pass-band ripple, 48 ksps
0…0.39 fS
0.05
dB
Filter gain pass band
0…0.39 fS
0.062
dB
Filter gain stop band
0.55…32 fS
–73
dB
17/fS
s
AOSR = 64
Filter group delay
Pass-band ripple, 8 ksps
0…0.39 fS
0.062
dB
Pass-band ripple, 44.18 ksps
0…0.39 fS
0.05
dB
Pass-band ripple, 48 ksps
0…0.39 fS
0.05
dB
Pass-band ripple, 96 ksps
0…20 kHz
0.1
dB
ADC Channel Response for Decimation Filter A
(Red line corresponds to –73 dB)
0
–10
–20
Magnitude – dB
–30
–40
–50
–60
–70
–80
–90
–100
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
Frequency Normalized to fS
G013
Figure 39. ADC Decimation Filter A, Frequency Response
38
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
10.3.12.4.2 Decimation Filter B
Filter B is intended to support sampling rates up to 96kHz at a oversampling ratio of 64.
Table 11. ADC Decimation Filter B, Specifications
PARAMETER
CONDITION
VALUE (TYPICAL)
UNIT
AOSR = 64
Filter gain pass band
0…0.39 fS
±0.077
dB
Filter gain stop band
0.60 fS…32 fS
–46
dB
Filter group delay
11/fS
s
Pass-band ripple, 8 ksps
0…0.39 fS
0.076
dB
Pass-band ripple, 44.18 ksps
0…0.39 fS
0.06
dB
Pass-band ripple, 48 ksps
0…0.39 fS
0.06
dB
Pass-band ripple, 96 ksps
0…20kHz
0.11
dB
ADC Channel Response for Decimation Filter B
(Red line corresponds to –44 dB)
0
–10
Magnitude – dB
–20
–30
–40
–50
–60
–70
–80
–90
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
Frequency Normalized to fS
G014
Figure 40. ADC Decimation Filter B, Frequency Response
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
39
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.3.12.4.3 Decimation Filter C
Filter type C along with AOSR of 32 is specially designed for 192ksps operation for the ADC. The pass band
which extends up to 0.11 × fS (corresponds to 21 kHz), is suited for audio applications.
Table 12. ADC Decimation Filter C, Specifications
PARAMETER
CONDITION
VALUE (TYPICAL)
UNIT
Filter gain from 0 to 0.11 fS
0…0.11 fS
±0.033
dB
Filter gain from 0.28 fS to 16 fS
0.28 fS…16 fS
–60
dB
11/ fS
s
Filter group delay
Pass-band ripple, 8 ksps
0…0.11 fS
0.033
dB
Pass-band ripple, 44.18 ksps
0…0.11 fS
0.033
dB
Pass-band ripple, 48 ksps
0…0.11 fS
0.032
dB
Pass-band ripple, 96 ksps
0…0.11 fS
0.032
dB
Pass-band ripple, 192 ksps
0…20 kHz
0.086
dB
ADC Channel Response for Decimation Filter C
(Red line corresponds to –60 dB)
0
Magnitude – dB
–20
–40
–60
–80
–100
–120
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
Frequency Normalized to fS
G015
Figure 41. ADC Decimation Filter C, Frequency Response
10.4 Device Functional Modes
10.4.1 Recording Mode
The recording mode is activated once the ADC blocks are enabled. The record path operates from 8 kHz to
48 kHz in single-rate mode and up to 96 kHz in dual-rate mode. It contains programmable input channel
configurations supporting single-ended and differential setups. To provide optimal system power management,
the stereo recording path can be powered up one channel at a time, to support the case where only mono record
capability is required. Digital signal processing blocks can remove audible noise that may be introduced by
mechanical coupling. The TLV320ADC3001 includes Automatic Gain Control (AGC) for ADC recording.
10.5 Programming
10.5.1 Digital Interfaces
10.5.1.1 I2C Control Mode
The TLV320ADC3001 supports the I2C control protocol using 7-bit addressing and is capable of operating in both
standard mode (≤ 100 kHz) and fast mode (≤ 400 kHz). The device address is fixed with the value 0011 000.
40
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Programming (continued)
I2C is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the
I2C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH.
Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving
them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver
contention.
Communication on the I2C bus always takes place between two devices, one acting as the master and the other
acting as the slave. Both masters and slaves can read and write, but slaves can only do so under the direction of
a master. Some I2C devices can act as masters or slaves, but the TLV320ADC3001 can only act as a slave
device.
An I2C bus consists of two lines, SDA and SCL. SDA carries data; SCL provides the clock. All data is transmitted
across the I2C bus in groups of eight bits. To send a bit on the I2C bus, the SDA line is driven to the appropriate
level while SCL is LOW (a LOW on SDA indicates the bit is 0; a HIGH indicates the bit is 1). Once the SDA line
has settled, the SCL line is brought HIGH, then LOW. This pulse on SCL clocks the SDA bit into the receiver
shift register.
The I2C bus is bidirectional: the SDA line is used both for transmitting and receiving data. When a master reads
from a slave, the slave drives the data line; when a master sends to a slave, the master drives the data line.
Under normal circumstances, the master drives the clock line.
Most of the time the bus is idle, no communication is taking place, and both lines are HIGH. When
communication is taking place, the bus is active. Only master devices can start a communication. They do this by
causing a START condition on the bus. Normally, the data line is only allowed to change state while the clock
line is LOW. If the data line changes state while the clock line is HIGH, it is either a START condition or its
counterpart, a STOP condition. A START condition is when the clock line is HIGH and the data line goes from
HIGH to LOW. A STOP condition is when the clock line is HIGH and the data line goes from LOW to HIGH.
After the master issues a START condition, it sends a byte that indicates the slave device with which it is to
communicate. This byte is called the address byte. Each device on an I2C bus has a unique 7-bit address to
which it responds. (Slaves can also have 10-bit addresses; see the I2C specification for details.) The master
sends an address in the address byte, together with a bit that indicates whether it is to read from or write to the
slave device.
Every byte transmitted on the I2C bus, whether it is address or data, is acknowledged with an acknowledge bit.
When a master has finished sending a byte (eight data bits) to a slave, it stops driving SDA and waits for the
slave to acknowledge the byte. The slave acknowledges the byte by pulling SDA LOW. The master then sends a
clock pulse to clock the acknowledge bit. Similarly, when a master has finished reading a byte, it pulls SDA LOW
to acknowledge this to the slave. It then sends a clock pulse to clock the bit.
A not-acknowledge is performed by leaving SDA HIGH during an acknowledge cycle. If a device is not present
on the bus, and the master attempts to address it, it receives a not-acknowledge because no device is present at
that address to pull the line LOW.
When a master has finished communicating with a slave, it may issue a STOP condition. When a STOP
condition is issued, the bus becomes idle again. A master may also issue another START condition. When a
START condition is issued while the bus is active, it is called a repeated START condition.
The TLV320ADC3001 also responds to and acknowledges a general call, which consists of the master issuing a
command with a slave address byte of 00h.
SCL
DA(6)
SDA
Start
(M)
DA(0)
7-bit Device Address
(M)
RA(7)
Write
(M)
Slave
Ack
(S)
RA(0)
8-bit Register Address
(M)
D(7)
Slave
Ack
(S)
D(0)
8-bit Register Data
(M)
Slave
Ack
(S)
Stop
(M)
(M) => SDA Controlled by Master
(S) => SDA Controlled by Slave
Figure 42. I2C Write
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
41
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Programming (continued)
SCL
DA(6)
SDA
Start
(M)
DA(0)
7-bit Device Address
(M)
RA(7)
Write
(M)
Slave
Ack
(S)
DA(6)
RA(0)
8-bit Register Address
(M)
Slave
Ack
(S)
Repeat
Start
(M)
DA(0)
7-bit Device Address
(M)
D(7)
Read
(M)
Slave
Ack
(S)
8-bit Register Data
(S)
D(0)
Master
No Ack
(M)
Stop
(M)
(M) => SDA Controlled by Master
(S) => SDA Controlled by Slave
Figure 43. I2C Read
In the case of an I2C register write, if the master does not issue a STOP condition, then the device enters autoincrement mode. So in the next eight clocks, the data on SDA is treated as data for the next incremental register.
Similarly, in the case of an I2C register read, after the device has sent out the 8-bit data from the addressed
register, if the master issues an ACKNOWLEDGE, the slave takes over control of SDA bus and transmits for the
next eight clocks the data of the next incremental register.
10.6 Register Maps
10.6.1 Control Registers
The control registers for the TLV320ADC3001 are described in detail as follows. All registers are 8 bits in width,
with D7 referring to the most-significant bit of each register, and D0 referring to the least-significant bit.
Pages 0, 1, 4, 5, and 32–47 are available. All other pages are reserved. Do not read from or write to reserved
pages.
42
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Register Maps (continued)
Table 13. Page / Register Map
REGISTER NO.
REGISTER NAME
PAGE 0: (Clock Multipliers and Dividers, Serial Interfaces, Flags, Interrupts, and Programming of GPIOs)
0
Page control register
1
S/W RESET
2
Reserved
3
Reserved
4
Clock-gen muxing
5
PLL P and R-VAL
6
PLL J-VAL
7
PLL D-VAL MSB
8
PLL D-VAL LSB
9–17
Reserved
18
ADC NADC clock divider
19
ADC MADC clock divider
20
21
22
23 and 24
25
26
27
28
29
30
31–33
34
35
36
37
38
39–41
42
43
44
45
46
47
48–52
53
54–56
57
58
59
60
61
62
63–80
ADC AOSR
ADC IADC
ADC miniDSP engine decimation
Reserved
CLKOUT MUX
CLKOUT M divider
ADC interface control 1
DATA slot offset programmability 1 (Ch_Offset_1)
ADC interface control 2
BCLK N divider
Reserved
I2S sync
Reserved
ADC flag register
Data slot offset programmability 2 (Ch_Offset_2)
I2S TDM control register
Reserved
Interrupt flags (overflow)
Interrupt flags (overflow)
Reserved
Interrupt flags-ADC
Reserved
Interrupt flags-ADC
Reserved
DOUT (Out pin) Control
Reserved
ADC sync control 1
ADC sync control 2
ADC CIC filter gain control
Reserved
ADC processing block / miniDSP selection
Programmable instruction-mode control bits
Reserved
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
43
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Register Maps (continued)
Table 13. Page / Register Map (continued)
REGISTER NO.
REGISTER NAME
81
ADC digital
82
ADC fine volume control
83
Left ADC volume control
84
Right ADC volume control
85
ADC phase compensation
86
Left AGC control 1
87
Left AGC control 2
88
Left AGC maximum gain
89
Left AGC attack time
90
Left AGC decay time
91
Left AGC noise debounce
92
Left AGC signal debounce
93
Left AGC gain
94
Right AGC control 1
95
Right AGC control 2
96
Right AGC maximum gain
97
Right AGC attack time
98
Right AGC decay time
99
Right AGC noise debounce
100
Right AGC signal debounce
101
Right AGC gain
102–127
Reserved
PAGE 1: (ADC ROUTING, PGA, POWER CONTROLS, AND MISC LOGIC-RELATED PROGRAMMABILITIES)
0
Page control register
1–25
Reserved
26
Dither control
27–50
Reserved
51
MICBIAS control
52
Left ADC input selection for left PGA
53
Reserved
54
Left ADC input selection for left PGA
55
Right ADC input selection for right PGA
56
Reserved
57
Right ADC input selection for right PGA
58
Reserved
59
Left analog PGA setting
60
Right analog PGA setting
61
ADC low-current modes
62
ADC analog PGA flags
63–127
Reserved
PAGE 2: Reserved. Do not read from or write to this page.
PAGE 3: Reserved. Do not read from or write to this page.
44
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Register Maps (continued)
Table 13. Page / Register Map (continued)
REGISTER NO.
REGISTER NAME
ADC Digital Filter RAM and Instruction Pages:
PAGE 4: ADC Programmable Coefficients RAM (1:63)
PAGE 5: ADC Programmable Coefficients RAM (65:127)
PAGE 6–PAGE 31: Reserved. Do not read from or write to these pages.
PAGE 32–PAGE 47: ADC Programmable Instruction RAM (0:511)
Page 32 Instruction Inst(0:31)
Page 33 Instruction Inst(32:63)
Page 34 Instruction Inst(64:95)
...
Page 47 Instruction Inst(480:511)
PAGE 48–PAGE 255: Reserved. Do not read from or write to these pages.
10.6.2 Control Registers, Page 0: Clock Multipliers and Dividers, Serial Interfaces, Flags, Interrupts and
Programming of GPIOs
Table 14. Page 0 / Register 0: Page Control Register (1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000: Page 0 selected
0000 0001: Page 1 selected
...
1111 1110: Page 254 selected (reserved)
1111 1111: Page 255 selected (reserved)
Valid pages are 0, 1, 4, 5, 32–47. All other pages are reserved (do not access).
Table 15. Page 0 / Register 1: Software Reset
BIT
D7–D1
D0
READ/
WRITE
R
W
RESET
VALUE
0000 000
0
READ/
WRITE
R
RESET
VALUE
0000 0000
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Write only zeros to these bits.
0: Don't care
1: Self-clearing software reset for control register
Table 16. Page 0 / Register 2: Reserved
BIT
D7–D0
DESCRIPTION
Reserved. Do not write any value other than reset value.
Table 17. Page 0 / Register 3: Reserved
BIT
D7–D0
DESCRIPTION
Reserved. Do not write to this register.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
45
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 18. Page 0 / Register 4: Clock-Gen Multiplexing (1)
D7–D4
D3–D2
READ/
WRITE
R
R/W
RESET
VALUE
0000
00
D1–D0
R/W
00
BIT
(1)
DESCRIPTION
Reserved. Do not write any value other than reset value.
00: PLL_CLKIN = MCLK (device pin)
01: PLL_CLKIN = BCLK (device pin)
10: Reserved. Do not use.
11: PLL_CLKIN = logic level 0
00: CODEC_CLKIN = MCLK (device pin)
01: CODEC_CLKIN = BCLK (device pin)
10: Reserved. Do not use.
11: CODEC_CLKIN = PLL_CLK (generated on-chip)
Refer to Figure 27 for more details on clock generation multiplexing and dividers.
Table 19. Page 0 / Register 5: PLL P and R-VAL
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D4
R/W
001
D3–D0
R/W
0001
BIT
DESCRIPTION
0: PLL is powered down.
1: PLL is powered up.
000: PLL divider P = 8
001: PLL divider P = 1
010: PLL divider P = 2
...
110: PLL divider P = 6
111: PLL divider P = 7
0000: PLL multiplier R = 16
0001: PLL multiplier R = 1
0010: PLL multiplier R = 2
...
1110: PLL multiplier R = 14
1111: PLL multiplier R = 15
Table 20. Page 0 / Register 6: PLL J-VAL
BIT
D7–D6
D5–D0
READ/
WRITE
R/W
R/W
RESET
VALUE
00
00 0100
DESCRIPTION
Reserved. Write only zeros to these bits.
00 0000: Don’t use (reserved)
00 0001: PLL multiplier J = 1
00 0010: PLL multiplier J = 2
00 0011: PLL multiplier J = 3
00 0100: PLL multiplier J = 4 (default)
...
11 1110: PLL multiplier J = 62
11 1111: PLL multiplier J = 63
Table 21. Page 0 / Register 7: PLL D-VAL MSB (1)
BIT
D7–D6
D5–D0
(1)
READ/
WRITE
R/W
R/W
RESET
VALUE
00
00 0000
DESCRIPTION
Reserved. Write only zeros to these bits.
PLL fractional multiplier bits D13–D8
Page 0 / register 7 is updated when page 0 / register 8 is written immediately after page 0 / register 7 is written.
Table 22. Page 0 / Register 8: PLL D-VAL LSB (1)
BIT
D7–D0
(1)
46
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
PLL fractional multiplier bits D7–D0
Page 0 / register 8 must be written immediately after writing to page 0 / register 7.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 23. Page 0 / Register 9 Through Page 0 / Register 17: Reserved
BIT
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D0
R/W
000 0001
BIT
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D0
R/W
000 0001
D7–D0
DESCRIPTION
Reserved. Do not write to these registers.
Table 24. Page 0 / Register 18: ADC NADC Clock Divider
BIT
DESCRIPTION
NADC Clock-Divider Power Control:
0: NADC clock divider is powered down
1: NADC clock divider is powered up
NADC Value:
000 0000: NADC clock divider = 128
000 0001: NADC clock divider = 1
000 0010: NADC clock divider = 2
...
111 1110: NADC clock divider = 126
111 1111: NADC clock divider = 127
Table 25. Page 0 / Register 19: ADC MADC Clock Divider
DESCRIPTION
0: ADC MADC clock divider is powered down
1: ADC MADC clock divider is powered up
000 0000: MADC clock divider = 128
000 0001: MADC clock divider = 1
000 0010: MADC clock divider = 2
...
111 1110: MADC clock divider = 126
111 1111: MADC clock divider = 127
Table 26. Page 0 / Register 20: ADC AOSR (1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
1000 0000
DESCRIPTION
ADC Oversampling Value (AOSR):
0000 0000: AOSR = 256
0000 0001: AOSR = 1
0000 0010: AOSR = 2
...
1111 1110: AOSR = 254
1111 1111: AOSR = 255
AOSR must be an integral multiple of the ADC decimation factor.
Table 27. Page 0 / Register 21: ADC IADC (1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
1000 0000
DESCRIPTION
Number of instructions for ADC miniDSP (IADC):
0000 0000: Reserved. Do not use.
0000 0001: IADC = 2
0000 0010: IADC = 4
...
1111 1110: IADC = 508
1111 1111: IADC = 510
IADC must be an integral multiple of the ADC decimation factor.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
47
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 28. Page 0 / Register 22: ADC miniDSP Engine Decimation
BIT
D7–D4
D3–D0
READ/
WRITE
R
R/W
RESET
VALUE
0000
0100
DESCRIPTION
Reserved. Do not write any value other than reset value.
0000: Decimation ratio in ADC miniDSP engine = 16
0001: Decimation ratio in ADC miniDSP engine = 1
0010: Decimation ratio in ADC miniDSP engine = 2
...
1101: Decimation ratio in ADC miniDSP engine = 13
1110: Decimation ratio in ADC miniDSP engine = 14
1111: Decimation ratio in ADC miniDSP engine = 15
Table 29. Page 0 / Register 23 Through Page 0 / Register 24: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to these registers.
Table 30. Page 0 / Register 25: CLKOUT MUX
BIT
D7–D3
D2-D0
READ/
WRITE
R
R/W
RESET
VALUE
0000 0
000
DESCRIPTION
Reserved. Do not write any value other than reset value.
000: CDIV_CLKIN = MCLK (device pin)
001: CDIV_CLKIN = BCLK (device pin)
010: Reserved. Do not use.
011: CDIV_CLKIN = PLL_CLK (generated on-chip)
100: Reserved. Do not use.
101: Reserved. Do not use.
110: CDIV_CLKIN = ADC_CLK (generated on-chip)
111: CDIV_CLKIN = ADC_MOD_CLK (generated on-chip)
Table 31. Page 0 / Register 26: CLKOUT M Divider
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D0
R/W
000 0001
D7–D6
READ/
WRITE
R/W
RESET
VALUE
00
D5–D4
R/W
00
D3
R/W
0
D2
R/W
0
D1
D0
R
R/W
0
0
BIT
DESCRIPTION
0: CLKOUT M divider is powered down.
1: CLKOUT M divider is powered up.
000 0000: CLKOUT divider M = 128
000 0001: CLKOUT divider M = 1
000 0010: CLKOUT divider M = 2
...
111 1110: CLKOUT divider M = 126
111 1111: CLKOUT divider M = 127
Table 32. Page 0 / Register 27: ADC Audio Interface Control 1
BIT
48
DESCRIPTION
00: ADC interface = I2S
01: ADC interface = DSP
10: ADC interface = RJF
11: ADC interface = LJF
00: ADC interface word length = 16 bits
01: ADC interface word length = 20 bits
10: ADC interface word length = 24 bits
11: ADC interface word length = 32 bits
0: BCLK is input.
1: BCLK is output.
0: WCLK is input.
1: WCLK is output.
Reserved. Do not write any value other than reset value.
0: Hi-Z operation of DOUT: disabled
1: Hi-Z operation of DOUT: enabled
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 33. Page 0 / Register 28: Data Slot Offset Programmability 1 (Ch_Offset_1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
0000 0010:
...
1111 1110:
1111 1111:
Offset = 0 BCLKs. Offset is measured with respect to WCLK rising edge in DSP mode. (1)
Offset = 1 BCLKs
Offset = 2 BCLKs
Offset = 254 BCLKs
Offset = 255 BCLKs
Usage controlled by page 0 / register 38, bit D0
Table 34. Page 0 / Register 29: ADC Interface Control 2
D7–D4
D3
READ/
WRITE
R/W
R/W
RESET
VALUE
0000
0
D2
R/W
0
D1–D0
R/W
10
BIT
DESCRIPTION
Reserved. Do not write any value other than reset value.
0: BCLK is not inverted (valid for both primary and secondary BCLK).
1: BCLK is inverted (valid for both primary and secondary BCLK).
0: BCLK and WCLK active even with codec powered down: disabled (valid for both primary and
secondary BCLK)
1: BCLK and WCLK active even with codec powered down: enabled (valid for both primary and
secondary BCLK)
00: Reserved. Do not use.
01: Reserved. Do not use.
10: BDIV_CLKIN = ADC_CLK (generated on-chip)
11: BDIV_CLKIN = ADC_MOD_CLK (generated on-chip)
Table 35. Page 0 / Register 30: BCLK N Divider
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D0
R/W
000 0001
BIT
DESCRIPTION
0: BCLK N divider is powered down.
1: BCLK N divider is powered up.
000 0000: CLKOUT divider N = 128
000 0001: CLKOUT divider N = 1
000 0010: CLKOUT divider N = 2
...
111 1110: CLKOUT divider N = 126
111 1111: CLKOUT divider N = 127
Table 36. Page 0 / Register 31 Through Page 0 / Register 33: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to this register.
Table 37. Page 0 / Register 34: I2S Sync
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6
R
0
D5
R/W
0
D4–D2
D1
R
R/W
000
0
D0
R/W
0
BIT
DESCRIPTION
0: Internal logic is enabled to detect the I2C hang and react accordingly.
1: Internal logic is disabled to detect the I2C hang.
0: I2C hang is not detected.
1: I2C hang is detected. D6 bit is cleared to "0" only by reading this register
0: I2C general-call address is ignored.
1: Device accepts I2C general-call address.
Reserved. Do not write any value other than reset value.
0: Re-sync logic is disabled for ADC.
1: Re-sync stereo ADC with codec interface if the group delay changed by more than ±ADC_fS/4.
0: Re-sync is done without soft-muting the channel for ADC.
1: Re-sync is done by internally soft-muting the channel for ADC.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
49
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 38. Page 0 / Register 35: Reserved
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
D7
READ/
WRITE
R
RESET
VALUE
0
D6
R
0
D5 (1)
R
0
D4
D3
R
R
0
0
D2
R
0
D1 (1)
R
0
D0
R
0
BIT
D7–D0
DESCRIPTION
Reserved. Do not write to this register.
Table 39. Page 0 / Register 36: ADC Flag Register
BIT
(1)
DESCRIPTION
0: Left ADC PGA, applied gain ≠ programmed gain
1: Left ADC PGA, applied gain = programmed gain
0: Left ADC powered down
1: Left ADC powered up
0: Left AGC not saturated
1: Left AGC applied gain = maximum applicable gain by left AGC
Reserved. Do not write any value other than reset value.
0: Right ADC PGA, applied gain ≠ programmed gain
1: Right ADC PGA, applied gain = programmed gain
0: Right ADC powered down
1: Right ADC powered up
0: Right AGC not saturated
1: Right AGC applied gain = maximum applicable gain by right AGC
Reserved. Do not write any value other than reset value.
Sticky flag bits. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs
again.
Table 40. Page 0 / Register 37: Data Slot Offset Programmability 2 (Ch_Offset_2)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
0000 0010:
...
1111 1110:
1111 1111:
Offset = 0 BCLKs. Offset is measured with respect to the end of the first channel (1)
Offset = 1 BCLK
Offset = 2 BCLKs
Offset = 254 BCLKs
Offset = 255 BCLKs
Usage controlled by page 0 / register 38, bit D0, time_slot_mode enable
Table 41. Page 0 / Register 38: I2S TDM Control Register
D7–D5
D4
READ/
WRITE
R
R/W
RESET
VALUE
000
0
D3–D2
R/W
00
D1
R/W
1
D0
R/W
0
BIT
DESCRIPTION
Reserved. Do not write any value other than reset value.
0: Channel swap disabled
1: Channel swap enabled
00: Both left and right channels enabled
01: Left channel enabled
10: Right channel enabled
11: Both left and right channels disabled
0: early_3-state disabled
1: early_3-state enabled
0: time_slot_mode disabled – both channel offsets controlled by Ch_Offset_1 (page 0 / register 28)
1: time_slot_mode enabled – channel-1 offset controlled by Ch_Offset_1 (page 0 / register 28) and
channel-2 offset controlled by Ch_Offset_2 (page 0 / register 37)
Table 42. Page 0 / Register 39 Through Page 0 / Register 41: Reserved
BIT
D7–D0
50
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to these registers.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 43. Page 0 / Register 42: Interrupt Sticky Flags (Overflow)
D7–D4
D3 (1)
READ/
WRITE
R
R
RESET
VALUE
0000
0
D2 (1)
R
0
D1 (1)
R
0
D0
R
0
BIT
(1)
DESCRIPTION
Reserved
Left ADC Overflow Flag
0: No overflow in left ADC
1: Overflow has occurred in left ADC since last read of this register.
Right ADC Overflow Flag
0: No overflow in right ADC
1: Overflow has occurred in right ADC since last read of this register.
ADC Barrel-Shifter Output-Overflow Flag
0: No overflow in ADC barrel-shifter output
1: Overflow has occurred in ADC barrel-shifter output since last read of this register.
Reserved
Sticky flag bits. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs
again.
Table 44. Page 0 / Register 43: Interrupt Flags (Overflow)
D7–D4
D3
READ/
WRITE
R
R
RESET
VALUE
0000
0
D2
R
0
D1
R
0
D0
R
0
BIT
DESCRIPTION
Reserved
Left ADC Overflow Flag
0: No overflow in left ADC
1: Overflow has occurred in left ADC.
Right ADC Overflow Flag
0: No overflow in right ADC
1: Overflow has occurred in right ADC.
ADC Barrel-Shifter Output-Overflow Flag
0: No overflow in ADC barrel-shifter output
1: Overflow in ADC barrel-shifter output
Reserved
Table 45. Page 0 / Register 44: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to this register.
Table 46. Page 0 / Register 45: Interrupt Flags—ADC
D7
D6
READ/
WRITE
R
R
RESET
VALUE
0
0
D5
R
0
D4
D3
D2–D0
R
R
R
0
0
000
BIT
(1)
DESCRIPTION (1)
Reserved
Left AGC Noise Threshold Flag:
0: Left ADC signal power ≥ noise threshold for left AGC
1: Left ADC signal power < noise threshold for left AGC
Right AGC Noise Threshold Flag:
0: Right ADC signal power ≥ noise threshold for right AGC
1: Right ADC signal power < noise threshold for right AGC
ADC miniDSP engine standard interrupt-port output
ADC miniDSP engine auxilliary interrupt-port output
Reserved
Sticky flag bits. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs
again.
Table 47. Page 0 / Register 46: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to this register.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
51
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 48. Page 0 / Register 47: Interrupt Flags—ADC
BIT
D7
D6
READ/
WRITE
R
R
RESET
VALUE
0
0
DESCRIPTION
D5
R
0
D4
R
0
D3
R
0
D2–D0
R
000
BIT
READ/
WRITE
RESET
VALUE
D7–D0
R
XXXX XXXX
D7–D5
D4
READ/
WRITE
R
R/W
RESET
VALUE
000
1
D3–D1
R/W
001
D0
R/W
0
Reserved
0: Left ADC signal power ≥ noise threshold for left AGC
1: Left ADC signal power < noise threshold for left AGC
0: Right ADC signal power ≥ noise threshold for right AGC
1: Right ADC signal power < noise threshold for right AGC
ADC miniDSP engine standard interrupt-port output. This bit indicates the instantaneous value of the
interrupt port at the time of reading the register.
ADC miniDSP engine auxilliary interrupt-port output. This bit indicates the instantaneous value of the
interrupt port at the time of reading the register.
Reserved
Table 49. Page 0 / Register 48 Through Page 0 / Register 52: Reserved
DESCRIPTION
Reserved. Do not write to these registers.
Table 50. Page 0 / Register 53: DOUT (Out Pin) Control
BIT
DESCRIPTION
Reserved. Do not write any value other than reset value.
0: DOUT bus keeper enabled
1: DOUT bus keeper disabled
000: DOUT disabled (output buffer powered down)
001 DOUT = primary DOUT output for codec interface
010: DOUT = general-purpose output
011: DOUT = CLKOUT output
100: DOUT = INT1 output
101: DOUT = INT2 output
110: DOUT = secondary BCLK output for codec interface
111: DOUT = secondary WCLK output for codec interface
0: DOUT value = 0 when bits D3–D1 are programmed to 010 (general-purpose output)
1: DOUT value = 1 when bits D3–D1 are programmed to 010 (general-purpose output)
Table 51. Page 0 / Register 54 Through Page 0 / Register 56: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to this register.
Table 52. Page 0 / Register 57: ADC Sync Control 1
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D0
R/W
000 0000
BIT
52
DESCRIPTION
0: Default synchronization
1: Custom synchronization
000 0000: Custom synchronization
000 0001: Custom synchronization
000 0010: Custom synchronization
...
111 1111: Custom synchronization
window size = 0 instructions
window size = 2 instructions (±1 instruction)
window size = 4 instructions (±2 instructions)
window size = 254 instructions (±127 instructions)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 53. Page 0 / Register 58: ADC Sync Control 2
BIT
D7–D0
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
0000 0010:
...
1111 1111:
Custom synchronization target = instruction 0
Custom synchronization target = instruction 2
Custom synchronization target = instruction 4
Custom synchronization target = instruction 510
Table 54. Page 0 / Register 59: ADC CIC Filter Gain Control
BIT
D7–D4
D3–D0
(1)
READ/
WRITE
R/W
R/W
RESET
VALUE
0100
0100
DESCRIPTION
Left CIC filter gain (1)
Right CIC filter gain (1)
For proper operation, CIC gain must be ≤ 1.
If AOSR {page 0 / register 20} = 64 and (1 ≤ filter mode {page 0 / register 61} ≤ 6), then the reset value of 4 results in CIC gain = 1.
Otherwise, the CIC gain = (AOSR/(64 × miniDSP engine decimation))4 × 2 (CIC filter gain control) for 0 ≤ CIC filter gain control ≤ 12,
and if CIC filter gain control = 15, CIC gain is automatically set such that for 7 ≤ (AOSR/miniDSP engine decimation) ≤ 64,
0.5 < CIC gain ≤ 1.
Table 55. Page 0 / Register 60: Reserved
BIT
D7–D0
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
Reserved. Do not write to this register.
Table 56. Page 0 / Register 61: ADC Processing Block / miniDSP Selection
BIT
READ/
WRITE
D7–D5
D4–D0
RESET
VALUE
000
0 0001
DESCRIPTION
Reserved. Do not write any value other than reset value.
0 0000: ADC miniDSP programmable instruction mode enabled.
0 0001: Select ADC signal-processing block PRB_R1
0 0010: Select ADC signal-processing block PRB_R2
0 0011: Select ADC signal-processing block PRB_R3
0 0100: Select ADC signal-processing block PRB_R4
0 0101: Select ADC signal-processing block PRB_R5
0 0110: Select ADC signal-processing block PRB_R6
0 0111: Select ADC signal-processing block PRB_R7
0 1000: Select ADC signal-processing block PRB_R8
0 1001: Select ADC signal-processing block PRB_R9
0 1010: Select ADC signal-processing block PRB_R10
0 1011: Select ADC signal-processing block PRB_R11
0 1100: Select ADC signal-processing block PRB_R12
0 1101: Select ADC signal-processing block PRB_R13
0 1110: Select ADC signal-processing block PRB_R14
0 1111: Select ADC signal-processing block PRB_R15
1 0000: Select ADC signal-processing block PRB_R16
1 0001: Select ADC signal-processing block PRB_R17
1 0010: Select ADC signal-processing block PRB_R18
1 0011–1 1111: Reserved. Do not use.
Table 57. Page 0 / Register 62: Programmable Instruction-Mode Control Bits
D7
D6
D5
D4
READ/
WRITE
R
R/W
R/W
R/W
RESET
VALUE
0
0
0
0
D3–D0
R
0000
BIT
DESCRIPTION
Reserved. Do not write any value other than reset value.
ADC miniDSP engine auxiliary control bit A, which can be used for conditional instructions like JMP
ADC miniDSP engine auxiliary control bit B, which can be used for conditional instructions like JMP
0: ADC instruction-counter reset at the start of the new frame is enabled.
1: ADC instruction-counter reset at the start of the new frame is disabled.
Reserved. Do not write any value other than reset value.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
53
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 58. Page 0 / Register 63 Through Page 0 / Register 80: Reserved
BIT
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6
R/W
0
D5–D2
D1–D0
R/W
R/W
0000
00
D7–D0
DESCRIPTION
Reserved. Do not write to these registers.
Table 59. Page 0 / Register 81: ADC Digital
BIT
DESCRIPTION
0: Left-channel ADC is powered down.
1: Left-channel ADC is powered up.
0: Right-channel ADC is powered down.
1: Right-channel ADC is powered up.
Reserved. Do not write any value other than reset.
00: ADC channel volume control soft-stepping is enabled for one step per sample period.
01: ADC channel volume control soft-stepping is enabled for one step per two sample periods.
10: ADC channel volume control soft-stepping is disabled.
11: Reserved. Do not use.
Table 60. Page 0 / Register 82: ADC Fine Volume Control
D7
READ/
WRITE
R/W
RESET
VALUE
1
D6–D4
R/W
000
D3
R/W
1
D2–D0
R/W
000
BIT
DESCRIPTION
0: Left ADC channel not muted
1: Left ADC channel muted
000: Left ADC channel fine gain = 0 dB
001: Left ADC channel fine gain = –0.1 dB
010: Left ADC channel fine gain = –0.2 dB
011: Left ADC channel fine gain = –0.3 dB
100: Left ADC channel fine gain = –0.4 dB
101–111: Reserved. Do not use.
0: Right ADC channel not muted
1: Right ADC channel muted
000: Left ADC channel fine gain = 0 dB
001: Left ADC channel fine gain = –0.1 dB
010: Left ADC channel fine gain = –0.2 dB
011: Left ADC channel fine gain = –0.3 dB
100: Left ADC channel fine gain = –0.4 dB
101–111: Reserved. Do not use.
Table 61. Page 0 / Register 83: Left ADC Volume Control
BIT
D7
D6–D0
READ/
WRITE
R
R/W
RESET
VALUE (1)
0
000 0000
DESCRIPTION
Reserved. Do not write any value other than reset value.
100 0000–110 1000: Left ADC channel volume = 0 dB
110 1000: Left ADC channel volume = –12 dB
110 1001: Left ADC channel volume = –11.5 dB
110 1010: Left ADC channel volume = –11 dB
...
111 1111: Left ADC channel volume = –0.5 dB
000 0000: Left ADC channel volume = –0 dB
000 0001: Left ADC channel volume = 0.5 dB
...
010 0110: Left ADC channel volume = 19 dB
010 0111: Left ADC channel volume = 19.5 dB
010 1000: Left ADC channel volume = 20 dB
010 1001–011 1111: Reserved. Do not use.
(1)
Values in 2s-complement decimal format
54
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 62. Page 0 / Register 84: Right ADC Volume Control
BIT
D7
D6–D0
(1)
READ/
WRITE
R
R/W
RESET
VALUE (1)
0
000 0000
DESCRIPTION
Reserved. Do not write any value other than reset value.
100 0000–110 1000: Right ADC channel volume = 0 dB
110 1000: Rght ADC channel volume = –12 dB
110 1001: Right ADC channel volume = –11.5 dB
110 1010: Rght ADC channel volume = –11 dB
...
111 1111: Right ADC channel volume = –0.5 dB
000 0000: Right ADC channel volume = –0.0 dB
000 0001: Right ADC channel volume = 0.5 dB
...
010 0110: Right ADC channel volume = 19 dB
010 0111: Right ADC channel volume = 19.5 dB
010 1000: Right ADC channel volume = 20 dB
010 1001–011 1111 : Reserved. Do not use.
Values in 2s-complement decimal format
Table 63. Page 0 / Register 85: Left ADC Phase Compensation
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE (1)
0000 0000
DESCRIPTION
1000 0000:
1000 0001:
...
1111 1110:
1111 1111:
0000 0000:
0000 0001:
0000 0010:
...
0111 1110:
0111 1111:
Left ADC has a phase shift of –128 ADC_MOD_CLK cycles with respect to right ADC.
Left ADC has a phase shift of –127 ADC_MOD_CLK cycles with respect to right ADC.
Left ADC has a phase shift of –2 ADC_MOD_CLK cycles with respect to right ADC.
Left ADC has a phase shift of –1 ADC_MOD_CLK cycles with respect to right ADC.
No phase shift between stereo ADC channels
Left ADC has a phase shift of 1 ADC_MOD_CLK cycles with respect to right ADC.
Left ADC has a phase shift of 2 ADC_MOD_CLK cycles with respect to right ADC.
Left ADC has a phase shift of 126 ADC_MOD_CLK cycles with respect to right ADC.
Left ADC has a phase shift of 127 ADC_MOD_CLK cycles with respect to right ADC.
Values in 2s-complement decimal format
Table 64. Page 0 / Register 86: Left AGC Control 1
BIT
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D4
R/W
000
D3–D0
R
0000
DESCRIPTION
0: Left AGC disabled
1: Left AGC enabled
000: Left AGC target level = –5.5 dB
001: Left AGC target level = –8 dB
010: Left AGC target level = –10 dB
011: Left AGC target level = –12 dB
100: Left AGC target level = –14 dB
101: Left AGC target level = –17 dB
110: Left AGC target level = –20 dB
111: Left AGC target level = –24 dB
Reserved. Do not write any value other than reset value.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
55
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 65. Page 0 / Register 87: Left AGC Control 2
D7–D6
READ/
WRITE
R/W
RESET
VALUE
00
D5–D1
R/W
00 000
D0
R/W
0
READ/
WRITE
R
R/W
RESET
VALUE
0
111 1111
D7–D3
READ/
WRITE
R/W
RESET
VALUE
0000 0
D2–D0
R/W
000
BIT
DESCRIPTION
00: Left AGC hysteresis setting of 1 dB
01: Left AGC hysteresis setting of 2 dB
10: Left AGC hysteresis setting of 4 dB
11: Left AGC hysteresis disabled
00 000: Left AGC noise/silence detection is disabled.
00 001: Left AGC noise threshold = –30 dB
00 010: Left AGC noise threshold = –32 dB
00 011: Left AGC noise threshold = –34 dB
...
11 101: Left AGC noise threshold = –86 dB
11 110: Left AGC noise threshold = –88 dB
11 111: Left AGC noise threshold = –90 dB
0: Disable clip stepping for AGC
1: Enable clip stepping for AGC
Table 66. Page 0 / Register 88: Left AGC Maximum Gain
BIT
D7
D6–D0
DESCRIPTION
Reserved. Do not write any value other than reset value.
000 0000: Left AGC maximum gain = 0 dB
000 0001: Left AGC maximum gain = 0.5 dB
000 0010: Left AGC maximum gain = 1 dB
...
101 0000: Left AGC maximum gain = 40 dB
101 0001–111 1111: Reserved. Do not use.
Table 67. Page 0 / Register 89: Left AGC Attack Time
BIT
DESCRIPTION
0000 0: Left AGC attack time = 1 × (32/fS)
0000 1: Left AGC attack time = 3 × (32/fS)
0001 0: Left AGC attack time = 5 × (32/fS)
0001 1: Left AGC attack time = 7 × (32/fS)
0010 0: Left AGC attack time = 9 × (32/fS)
...
1111 0: Left AGC attack time = 61 × (32/fS)
1111 1: Left AGC attack time = 63 × (32/fS)
000: Multiply factor for the programmed left AGC
001: Multiply factor for the programmed left AGC
010: Multiply factor for the programmed left AGC
...
111: Multiply factor for the programmed left AGC
attack time = 1
attack time = 2
attack time = 4
attack time = 128
Table 68. Page 0 / Register 90: Left AGC Decay Time
D7–D3
READ/
WRITE
R/W
RESET
VALUE
0000 0
D2–D0
R/W
000
BIT
56
DESCRIPTION
0000 0: Left AGC decay time = 1 × (512/fS)
0000 1: Left AGC decay time = 3 × (512/fS)
0001 0: Left AGC decay time = 5 × (512/fS)
0001 1: Left AGC decay time = 7 × (512/fS)
0010 0: Left AGC decay time = 9 × (512/fS)
...
1111 0: Left AGC decay time = 61 × (512/fS)
1111 1: Left AGC decay time = 63 × (512/fS)
000: Multiply factor for the programmed left AGC
001: Multiply factor for the programmed left AGC
010: Multiply factor for the programmed left AGC
...
111: Multiply factor for the programmed left AGC
decay time = 1
decay time = 2
decay time = 4
decay time = 128
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 69. Page 0 / Register 91: Left AGC Noise Debounce
BIT
D7–D5
D4–D0
READ/
WRITE
R
R/W
RESET
VALUE
000
0 0000
DESCRIPTION
Reserved. Do not write any value other than reset value.
0 0000: Left AGC noise debounce = 0/fS
0 0001: Left AGC noise debounce = 4/fS
0 0010: Left AGC noise debounce = 8/fS
0 0011: Left AGC noise debounce = 16/fS
0 0100: Left AGC noise debounce = 32/fS
0 0101: Left AGC noise debounce = 64/fS
0 0110: Left AGC noise debounce = 128/fS
0 0111: Left AGC noise debounce = 256/fS
0 1000: Left AGC noise debounce = 512/fS
0 1001: Left AGC noise debounce = 1024/fS
0 1010: Left AGC noise debounce = 2048/fS
0 1011: Left AGC noise debounce = 4096/fS
0 1100: Left AGC noise debounce = 2 × 4096/fS
0 1101: Left AGC noise debounce = 3 × 4096/fS
0 1110: Left AGC noise debounce = 4 × 4096/fS
...
1 1110: Left AGC noise debounce = 20 × 4096/fS
1 1111: Left AGC noise debounce = 21 × 4096/fS
Table 70. Page 0 / Register 92: Left AGC Signal Debounce
BIT
D7–D4
D3–D0
READ/
WRITE
R
R/W
RESET
VALUE
0000
0000
READ/
WRITE
R
RESET
VALUE
0000 0000
DESCRIPTION
Reserved. Do not write any value other than reset value.
0000: Left AGC signal debounce = 0/fS
0001: Left AGC signal debounce = 4/fS
0010: Left AGC signal debounce = 8/fS
0011: Left AGC signal debounce = 16/fS
0100: Left AGC signal debounce = 32/fS
0101: Left AGC signal debounce = 64/fS
0110: Left AGC signal debounce = 128/fS
0111: Left AGC signal debounce = 256/fS
1000: Left AGC signal debounce = 512/fS
1001: Left AGC signal debounce = 1024/fS
1010: Left AGC signal debounce = 2048/fS
1011: Left AGC signal debounce = 2 × 2048/fS
1100: Left AGC signal debounce = 3 × 2048/fS
1101: Left AGC signal debounce = 4 × 2048/fS
1110: Left AGC signal debounce = 5 × 2048/fS
1111: Left AGC signal debounce = 6 × 2048/fS
Table 71. Page 0 / Register 93: Left AGC Gain Applied
BIT (1)
D7–D0
(1)
DESCRIPTION
Left AGC Gain Value Status:
1110 1000: Gain applied by left AGC = –12 dB
1110 1001: Gain applied by left AGC = –11.5 dB
...
1111 1111: Gain applied by left AGC = –0.5 dB
0000 0000: Gain applied by left AGC = 0 dB
0000 0001: Gain applied by left AGC = 0.5 dB
...
0100 1111: Gain applied by left AGC = 39.5 dB
0101 0000: Gain applied by left AGC = 40 dB
0101 0001–1111 1111: Reserved. Do not use.
These are read-only bits.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
57
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 72. Page 0 / Register 94: Right AGC Control 1
D7
READ/
WRITE
R/W
RESET
VALUE
0
D6–D4
R/W
000
D3–D0
R
0000
BIT
READ/
WRITE
RESET
VALUE
D7–D6
R/W
00
D5–D1
R/W
00 000
D0
R/W
0
READ/
WRITE
R
R/W
RESET
VALUE
0
111 1111
D7–D3
READ/
WRITE
R/W
RESET
VALUE
0000 0
D2–D0
R/W
000
BIT
DESCRIPTION
0: Right AGC disabled
1: Right AGC enabled
000: Right AGC target level = –5.5 dB
000: Right AGC target level = –8 dB
001: Right AGC target level = –10 dB
010: Right AGC target level = –12 dB
011: Right AGC target level = –14 dB
100: Right AGC target level = –17 dB
101: Right AGC target level = –20 dB
111: Right AGC target level = –24 dB
Reserved. Do not write any value other than reset value.
Table 73. Page 0 / Register 95: Right AGC Control 2
DESCRIPTION
00: Right AGC hysteresis setting of 1 dB
01: Right AGC hysteresis setting of 2 dB
10: Right AGC hysteresis setting of 4 dB
11: Right AGC hysteresis disabled.
00 000: Right AGC noise/silence detection is disabled.
00 001: Right AGC noise threshold = –30 dB
00 010: Right AGC noise threshold = –32 dB
00 011: Right AGC noise threshold = –34 dB
...
11 101: Right AGC noise threshold = –86 dB
11 110: Right AGC noise threshold = –88 dB
11 111: Right AGC noise threshold = –90 dB
0: Disable clip stepping for right AGC.
1: Enable clip stepping for right AGC.
Table 74. Page 0 / Register 96: Right AGC Maximum Gain
BIT
D7
D6–D0
DESCRIPTION
Reserved. Do not write any value other than reset value.
000 0000: Right AGC maximum gain = 0 dB
000 0001: Right AGC maximum gain = 0.5 dB
000 0010: Right AGC maximum gain = 1 dB
...
101 0000: Right AGC maximum gain = 40 dB
101 0001–111 1111: Not Used.
Table 75. Page 0 / Register 97: Right AGC Attack Time
BIT
58
DESCRIPTION
0000 0: Right AGC attack time = 1 × (32/fS)
0000 1: Right AGC attack time = 3 × (32/fS)
0001 0: Right AGC attack time = 5 × (32/fS)
0001 1: Right AGC attack time = 7 × (32/fS)
0010 0: Right AGC attack time = 9 × (32/fS)
...
1111 0: Right AGC attack time = 61 × (32/fS)
1111 1: Right AGC attack time = 63 × (32/fS)
000: Multiplication factor for the programmed right AGC
001: Multiplication factor for the programmed right AGC
010: Multiplication factor for the programmed right AGC
...
111: Multiplication factor for the programmed right AGC
Submit Documentation Feedback
attack time = 1
attack time = 2
attack time = 4
attack time = 128
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 76. Page 0 / Register 98: Right AGC Decay Time
D7–D3
READ/
WRITE
R/W
RESET
VALUE
0000 0
D2–D0
R/W
000
BIT
READ/
WRITE
RESET
VALUE
D7–D5
D4–D0
R
R/W
000
0 0000
READ/
WRITE
R
R/W
RESET
VALUE
0000
0000
BIT
DESCRIPTION
0000 0: Right AGC decay time = 1 × (512/fS)
0000 1: Right AGC decay time = 3 × (512/fS)
0001 0: Right AGC decay time = 5 × (512/fS)
0001 1: Right AGC decay time = 7 × (512/fS)
0010 0: Right AGC decay time = 9 × (512/fS)
...
1111 0: Right AGC decay time = 61 × (512/fS)
1111 1: Right AGC decay time = 63 × (512/fS)
000: Multiply factor for the programmed right AGC
001: Multiply factor for the programmed right AGC
010: Multiply factor for the programmed right AGC
111: Multiply factor for the programmed right AGC
decay time = 1
decay time = 2
decay time = 4
decay time = 128
Table 77. Page 0 / Register 99: Right AGC Noise Debounce
DESCRIPTION
Reserved. Do not write any value other than reset value.
0 0000: Right AGC noise debounce = 0/fS
0 0001: Right AGC noise debounce = 4/fS
0 0010: Right AGC noise debounce = 8/fS
0 0011: Right AGC noise debounce = 16/fS
0 0100: Right AGC noise debounce = 32/fS
0 0101: Right AGC noise debounce = 64/fS
0 0110: Right AGC noise debounce = 128/fS
0 0111: Right AGC noise debounce = 256/fS
0 1000: Right AGC noise debounce = 512/fS
0 1001: Right AGC noise debounce = 1024/fS
0 1010: Right AGC noise debounce = 2048/fS
0 1011: Right AGC noise debounce = 4096/fS
0 1100: Right AGC noise debounce = 2 × 4096/fS
0 1101: Right AGC noise debounce = 3 × 4096/fS
0 1110: Right AGC noise debounce = 4 × 4096/fS
...
1 1110: Right AGC noise debounce = 20 × 4096/fS
1 1111: Right AGC noise debounce = 21 × 4096/fS
Table 78. Page 0 / Register 100: Right AGC Signal Debounce
BIT
D7–D4
D3–D0
DESCRIPTION
Reserved. Do not write any value other than reset value.
0000: Right AGC signal debounce = 0/fS
0001: Right AGC signal debounce = 4/fS
0010: Right AGC signal debounce = 8/fS
0011: Right AGC signal debounce = 16/fS
0100: Right AGC signal debounce = 32/fS
0101: Right AGC signal debounce = 64/fS
0110: Right AGC signal debounce = 128/fS
0111: Right AGC signal debounce = 256/fS
1000: Right AGC signal debounce = 512/fS
1001: Right AGC signal debounce = 1024/fS
1010: Right AGC signal debounce = 2048/fS
1011: Right AGC signal debounce = 2 × 2048/fS
1100: Right AGC signal debounce = 3 × 2048/fS
1101: Right AGC signal debounce = 4 × 2048/fS
1110: Right AGC signal debounce = 5 × 2048/fS
1111: Right AGC signal debounce = 6 × 2048/fS
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
59
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 79. Page 0 / Register 101: Right AGC Gain Applied
BIT (1)
D7–D0
(1)
READ/
WRITE
R
RESET
VALUE
0000 0000
DESCRIPTION
Right AGC Gain Value Status:
1110 1000: Gain applied by right AGC = –12 dB
1110 1001: Gain applied by right AGC = –11.5 dB
...
1111 1111: Gain applied by right AGC = –0.5 dB
0000 0000: Gain applied by right AGC = 0 dB
0000 0001: Gain applied by right AGC = 0.5 dB
...
0100 1111: Gain applied by right AGC = 39.5 dB
0101 0000: Gain applied by right AGC = 40 dB
0101 0001–1111 1111: Reserved. Do not use.
These are read-only bits.
Table 80. Page 0 / Register 102 Through Page 0 / Register 127: Reserved
BIT
READ/
WRITE
RESET
VALUE
D7–D0
R
XXXX XXXX
DESCRIPTION
Reserved. Do not write to these registers.
10.6.3 CONTROL REGISTERS Page 1: ADC Routing, PGA, Power-Controls, Etc.
Table 81. Page 1 / Register 0: Page Control Register (1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
...
1111 1110:
1111 1111:
Page 0 selected
Page 1 selected
Page 254 selected (reserved)
Page 255 selected (reserved)
Valid pages are 0, 1, 4, 5, 32–47. All other pages are reserved (do not access).
Table 82. Page 1 / Register 1 Through Page 1 / Register 25: Reserved
BIT
D7–D0
60
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to these registers.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 83. Page 1 / Register 26: Dither Control
D7–D4
READ/
WRITE
R/W
RESET
VALUE
0000
D3–D0
R/W
0000
BIT
READ/
WRITE
R
BIT
DESCRIPTION
DC Offset Into Input of Left ADC; Signed Magnitude Number in ±15-mV Steps
1111: –105 mV
...
1011: –45 mV
1010: –30 mV
1001: –15 mV
0000: 0 mV
0001: 15 mV
0010: 30 mV
0011: 45 mV
...
0111: 105 mV
DC Offset Into Input of Right ADC; Signed Magnitude Number in ±15-mV Steps
1111: –105 mV
...
1011: –45 mV
1010: –30 mV
1001: –15 mV
0000: 0 mV
0001: 15 mV
0010: 30 mV
0011: 45 mV
...
0111: 105 mV
Table 84. Page 1 / Register 27 Through Page 1 / Register 50: Reserved
D7–D0
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to these registers.
Table 85. Page 1 / Register 51: MICBIAS Control
D7–D5
D4–D3
READ/
WRITE
R
R/W
RESET
VALUE
000
00
D2–D0
R
000
BIT
DESCRIPTION
Reserved. Do not write any value other than reset value.
00: MICBIAS2 is powered down.
01: MICBIAS2 is powered to 2 V.
10: MICBIAS2 is powered to 2.5 V.
11: MICBIAS2 is connected to AVDD.
Reserved. Do not write any value other than reset value.
Table 86. Page 1 / Register 52: Left ADC Input Selection for Left PGA
D7–D4
D3–D2
READ/
WRITE
R/W
R/W
RESET
VALUE
1111
11
D1–D0
R/W
11
BIT
(1)
DESCRIPTION
Reserved. Do not write any value other than reset value.
IN2L Pin (Single-Ended) (1)
00: 0-dB setting is chosen.
01: –6-dB setting is chosen.
10: Is not connected to the left ADC PGA
11: Is not connected to the left ADC PGA
IN1l(P) Pin (Single-Ended) (1)
00: 0-dB setting is chosen.
01: –6-dB setting is chosen.
10: Is not connected to the left ADC PGA
11: Is not connected to the left ADC PGA
To maintain the same PGA output level for both single-ended and differential pairs, the single-ended inputs have a 2× gain applied.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
61
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 87. Page 1 / Register 53: Reserved
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
D7
D6
READ/
WRITE
R/W
R/W
RESET
VALUE
0
0
D5–D4
R/W
11
D3–D2
R/W
11
D1–D0
R/W
11
BIT
D7–D0
DESCRIPTION
Reserved. Do not write to this register.
Table 88. Page 1 / Register 54: Left ADC Input Selection for Left PGA
BIT
(1)
DESCRIPTION
Reserved. Do not write any value other than reset value.
Left ADC Common-Mode Select
0: Left ADC channel unselected inputs are not biased weakly to the ADC common-mode voltage.
1: Left ADC channel unselected inputs are biased weakly to the ADC common-mode voltage.
Differential Pair [Plus = IN1L(P) and Minus = IN1R(M)]
00: 0-dB setting is chosen.
01: –6-dB setting is chosen.
10–11: Not connected to the left ADC PGA
Reserved. Do not write any value other than reset value.
IN1R(M) Pin (Single-Ended) (1)
00: 0 dB setting is chosen.
01: –6 dB setting is chosen.
10–11: Not connected to the left ADC PGA.
To maintain the same PGA output level for both single-ended and differential pairs, the single-ended inputs have a 2× gain applied.
Table 89. Page 1 / Register 55: Right ADC Input selection for Right PGA
BIT
D7–D2
D1–D0
(1)
READ/
WRITE
R/W
R/W
RESET
VALUE
11
11
DESCRIPTION
Reserved. Do not write any value other than reset value.
IN1R(M) Pin (Single-Ended) (1)
00: 0-dB setting is chosen.
01: –6-dB setting is chosen.
10–11: Not connected to the right ADC PGA.
To maintain the same PGA output level for both single-ended and differential pairs, the single-ended inputs have a 2× gain applied.
Table 90. Page 1 / Register 56: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to this register.
Table 91. Page 1 / Register 57: Right ADC Input Selection for Right PGA
D7
D6
READ/
WRITE
R/W
R/W
RESET
VALUE
0
0
D5–D4
R/W
11
D3–D2
D1–D0
R/W
R/W
11
11
BIT
(1)
62
DESCRIPTION
Reserved. Do not write any value other than reset value.
Right ADC Common-Mode Select
0: Right ADC channel unselected inputs are not biased weakly to the ADC common-mode voltage.
1: Right ADC channel unselected inputs are biased weakly to the ADC common-mode voltage.
Differential Pair [Plus = IN1L(P) and Minus = IN1R(M)]
00: 0-dB setting is chosen.
01: –6 dB setting is chosen.
10–11: Not connected to the right ADC PGA
Reserved. Do not write any value other than reset value.
IN1L(P) Pin (Single-Ended) (1)
00: 0-dB setting is chosen.
01: –6-dB setting is chosen.
10–11: Not connected to the right ADC PGA
To maintain the same PGA output level for both single-ended and differential pairs, the single-ended inputs have a 2× gain applied.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 92. Page 1 / Register 58: Reserved
BIT
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
D7
READ/
WRITE
R/W
RESET
VALUE
1
D6–D0
R/W
000 0000
D7–D0
DESCRIPTION
Reserved. Do not write to this register.
Table 93. Page 1 / Register 59: Left Analog PGA Settings
BIT
DESCRIPTION
0: Left PGA is not muted.
1: Left PGA is muted.
000 0000: Left PGA gain = 0 dB
000 0001: Left PGA gain = 0.5 dB
000 0010: Left PGA gain = 1 dB
...
101 0000: Left PGA gain = 40 dB
101 0001–111 1111: Reserved. Do not use.
Table 94. Page 1 / Register 60: Right Analog PGA Settings
D7
READ/
WRITE
R/W
RESET
VALUE
1
D6–D0
R/W
000 0000
READ/
WRITE
R
R/W
RESET
VALUE
0000 000
0
BIT
DESCRIPTION
0: Right PGA is not muted
1: Right PGA is muted
000 0000: Right PGA gain = 0 dB
000 0001: Right PGA gain = 0.5 dB
000 010: Right PGA gain = 1 dB
...
101 0000: Right PGA gain = 40 dB
101 0001–111 1111: Reserved. Do not use.
Table 95. Page 1 / Register 61: ADC Low-Current Modes
BIT
D7–D1
D0
DESCRIPTION
Reserved. Write only zeros to these bits.
0: 1× ADC modulator current used
1: 0.5× ADC modulator current used
Table 96. Page 1 / Register 62: ADC Analog PGA Flags
BIT
D7–D2
D1
READ/
WRITE
R
R
RESET
VALUE
0000 00
0
D0
R
0
DESCRIPTION
Reserved. Do not write any value other than reset value.
0: Left ADC PGA, applied gain ≠ programmed gain
1: Left ADC PGA, applied gain = programmed gain
0: Right ADC PGA, applied gain ≠ programmed gain
1: Right ADC PGA, applied gain = programmed gain
Table 97. Page 1 / Register 63 Through Page 1 / Register 127: Reserved
BIT
D7–D0
READ/
WRITE
R
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Do not write to these registers.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
63
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.6.4 Control Registers, Page 4: ADC Digital Filter Coefficients
Default values shown for this page only become valid 100 μs following a hardware or software reset.
Table 98. Page 4 / Register 0: Page Control Register (1)
READ/
WRITE
R/W
BIT
D7–D0
(1)
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
...
1111 1110:
1111 1111:
Page 0 selected
Page 1 selected
Page 254 selected (reserved)
Page 255 selected (reserved)
Valid pages are 0, 1, 4, 5, 32–47. All other pages are reserved (do not access).
The remaining page-4 registers are either reserved registers or are used for setting coefficients for the various
filters in the processing blocks. Reserved registers must not be written to.
The filter coefficient registers are arranged in pairs, with two adjacent 8-bit registers containing the 16-bit
coefficient for a single filter. The 16-bit integer contained in the MSB and LSB registers for a coefficient are
interpreted as a 2s-complement integer, with possible values ranging from –32,768 to 32,767. When
programming any coefficient value for a filter, the MSB register must always be written first, immediately followed
by the LSB register. Even if only the MSB or LSB portion of the coefficient changes, both registers must be
written in this sequence. Table 99 is a list of the page-4 registers, excepting the previously described register 0.
Table 99. Page-4 Registers
64
REGISTER
NUMBER
RESET VALUE
1
XXXX XXXX
2
0000 0001
Coefficient N0(15:8) for AGC LPF (first-order IIR) used as averager to detect level or coefficient
C1(15:8) of ADC miniDSP
3
0001 0111
Coefficient N0(7:0) for AGC LPF (first-order IIR) used as averager to detect level or coefficient
C1(7:0) of ADC miniDSP
4
0000 0001
Coefficient N1(15:8) for AGC LPF (first-order IIR) used as averager to detect level or coefficient
C2(15:8) of ADC miniDSP
5
0001 0111
Coefficient N1(7:0) for AGC LPF (first-order IIR) used as averager to detect level or coefficient
C2(7:0) of ADC miniDSP
6
0111 1101
Coefficient D1(15:8) for AGC LPF (first-order IIR) used as averager to detect level or coefficient
C3(15:8) of ADC miniDSP
7
1101 0011
Coefficient D1(7:0) for AGC LPF (first-order IIR) used as averager to detect level or coefficient
C3(7:0) of ADC miniDSP
8
0111 1111
Coefficient N0(15:8) for left ADC programmable first-order IIR or coefficient C4(15:8) of ADC
miniDSP
9
1111 1111
Coefficient N0(7:0) for left ADC programmable first-order IIR or coefficient C4(7:0) of ADC miniDSP
10
0000 0000
Coefficient N1(15:8) for left ADC programmable first-order IIR or coefficient C5(15:8) of ADC
miniDSP
11
0000 0000
Coefficient N1(7:0) for left ADC programmable first-order IIR or coefficient C5(7:0) of ADC miniDSP
12
0000 0000
Coefficient D1(15:8) for left ADC programmable first-order IIR or coefficient C6(15:8) of ADC
miniDSP
13
0000 0000
Coefficient D1(7:0) for left ADC programmable first-order IIR or coefficient C6(7:0) of ADC miniDSP
14
0111 1111
Coefficient N0(15:8) for left ADC biquad A or coefficient FIR0(15:8) for ADC FIR filter or coefficient
C7(15:8) of ADC miniDSP
15
1111 1111
Coefficient N0(7:0) for left ADC biquad A or coefficient FIR0(7:0) for ADC FIR filter or coefficient
C7(7:0) of ADC miniDSP
16
0000 0000
Coefficient N1(15:8) for left ADC biquad A or coefficient FIR1(15:8) for ADC FIR filter or coefficient
C8(15:8) of ADC miniDSP
17
0000 0000
Coefficient N1(7:0) for left ADC biquad A or coefficient FIR1(7:0) for ADC FIR filter or coefficient
C8(7:0) of ADC miniDSP
18
0000 0000
Coefficient N2(15:8) for left ADC biquad A or coefficient FIR2(15:8) for ADC FIR filter or coefficient
C9(15:8) of ADC miniDSP
REGISTER NAME
Reserved. Do not write to this register.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 99. Page-4 Registers (continued)
REGISTER
NUMBER
RESET VALUE
19
0000 0000
Coefficient N2(7:0) for left ADC biquad A or coefficient FIR2(7:0) for ADC FIR filter or coefficient
C9(7:0) of ADC miniDSP
20
0000 0000
Coefficient D1(15:8) for left ADC biquad A or coefficient FIR3(15:8) for ADC FIR filter or coefficient
C10(15:8) of ADC miniDSP
21
0000 0000
Coefficient D1(7:0) for left ADC biquad A or coefficient FIR3(7:0) for ADC FIR filter or coefficient
C10(7:0) of ADC miniDSP
22
0000 0000
Coefficient D2(15:8) for left ADC biquad A or coefficient FIR4(15:8) for ADC FIR filter or coefficient
C11(15:8) of ADC miniDSP
23
0000 0000
Coefficient D2(7:0) for left ADC biquad A or coefficient FIR4(7:0) for ADC FIR filter or coefficient
C11(7:0) of ADC miniDSP
24
0111 1111
Coefficient N0(15:8) for left ADC biquad B or coefficient FIR5(15:8) for ADC FIR filter or coefficient
C12(15:8) of ADC miniDSP
25
1111 1111
Coefficient N0(7:0) for left ADC biquad B or coefficient FIR5(7:0) for ADC FIR filter or coefficient
C12(7:0) of ADC miniDSP
26
0000 0000
Coefficient N1(15:8) for left ADC biquad B or coefficient FIR6(15:8) for ADC FIR filter or coefficient
C13(15:8) of ADC miniDSP
27
0000 0000
Coefficient N1(7:0) for left ADC biquad B or coefficient FIR6(7:0) for ADC FIR filter or coefficient
C13(7:0) of ADC miniDSP
28
0000 0000
Coefficient N2(15:8) for left ADC biquad B or coefficient FIR7(15:8) for ADC FIR filter or coefficient
C14(15:8) of ADC miniDSP
29
0000 0000
Coefficient N2(7:0) for left ADC biquad B or coefficient FIR7(7:0) for ADC FIR filter or coefficient
C14(7:0) of ADC miniDSP
30
0000 0000
Coefficient D1(15:8) for left ADC biquad B or coefficient FIR8(15:8) for ADC FIR filter or coefficient
C15(15:8) of ADC miniDSP
31
0000 0000
Coefficient D1(7:0) for left ADC biquad B or coefficient FIR8(7:0) for ADC FIR filter or coefficient
C15(7:0) of ADC miniDSP
32
0000 0000
Coefficient D2(15:8) for left ADC biquad B or coefficient FIR9(15:8) for ADC FIR filter or coefficient
C16(15:8) of ADC miniDSP
33
0000 0000
Coefficient D2(7:0) for left ADC biquad B or coefficient FIR9(7:0) for ADC FIR filter or coefficient
C16(7:0) of ADC miniDSP
34
0111 1111
Coefficient N0(15:8) for left ADC biquad C or coefficient FIR10(15:8) for ADC FIR filter or coefficient
C17(15:8) of ADC miniDSP
35
1111 1111
Coefficient N0(7:0) for left ADC biquad C or coefficient FIR10(7:0) for ADC FIR filter or coefficient
C17(7:0) of ADC miniDSP
36
0000 0000
Coefficient N1(15:8) for left ADC biquad C or coefficient FIR11(15:8) for ADC FIR filter or coefficient
C18(15:8) of ADC miniDSP
37
0000 0000
Coefficient N1(7:0) for left ADC biquad C or coefficient FIR11(7:0) for ADC FIR filter or coefficient
C18(7:0) of ADC miniDSP
38
0000 0000
Coefficient N2(15:8) for left ADC biquad C or coefficient FIR12(15:8) for ADC FIR filter or coefficient
C19(15:8) of ADC miniDSP
39
0000 0000
Coefficient N2(7:0) for left ADC biquad C or coefficient FIR12(7:0) for ADC FIR filter or coefficient
C19(7:0) of ADC miniDSP
40
0000 0000
Coefficient D1(15:8) for left ADC biquad C or coefficient FIR13(15:8) for ADC FIR filter or coefficient
C20(15:8) of ADC miniDSP
41
0000 0000
Coefficient D1(7:0) for left ADC biquad C or coefficient FIR13(7:0) for ADC FIR filter or coefficient
C20(7:0) of ADC miniDSP
42
0000 0000
Coefficient D2(15:8) for left ADC biquad C or coefficient FIR14(15:8) for ADC FIR filter or coefficient
C21(15:8) of ADC miniDSP
43
0000 0000
Coefficient D2(7:0) for left ADC biquad C or coefficient FIR14(7:0) for ADC FIR filter or coefficient
C21(7:0) of ADC miniDSP
44
0111 1111
Coefficient N0(15:8) for left ADC biquad D or coefficient FIR15(15:8) for ADC FIR filter or coefficient
C22(15:8) of ADC miniDSP
45
1111 1111
Coefficient N0(7:0) for left ADC biquad D or coefficient FIR15(7:0) for ADC FIR filter or coefficient
C22(7:0) of ADC miniDSP
REGISTER NAME
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
65
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 99. Page-4 Registers (continued)
66
REGISTER
NUMBER
RESET VALUE
REGISTER NAME
46
0000 0000
Coefficient N1(15:8) for left ADC biquad D or coefficient FIR16(15:8) for ADC FIR filter or coefficient
C23(15:8) of ADC miniDSP
47
0000 0000
Coefficient N1(7:0) for left ADC biquad D or coefficient FIR16(7:0) for ADC FIR filter or coefficient
C23(7:0) of ADC miniDSP
48
0000 0000
Coefficient N2(15:8) for left ADC biquad D or coefficient FIR17(15:8) for ADC FIR filter or coefficient
C24(15:8) of ADC miniDSP
49
0000 0000
Coefficient N2(7:0) for left ADC biquad D or coefficient FIR17(7:0) for ADC FIR filter or coefficient
C24(7:0) of ADC miniDSP
50
0000 0000
Coefficient D1(15:8) for left ADC biquad D or coefficient FIR18(15:8) for ADC FIR filter or coefficient
C25(15:8) of ADC miniDSP
51
0000 0000
Coefficient D1(7:0) for left ADC biquad D or coefficient FIR18(7:0) for ADC FIR filter or coefficient
C25(7:0) of ADC miniDSP
52
0000 0000
Coefficient D2(15:8) for left ADC biquad D or coefficient FIR19(15:8) for ADC FIR filter or coefficient
C26(15:8) of ADC miniDSP
53
0000 0000
Coefficient D2(7:0) for left ADC biquad D or coefficient FIR19(7:0) for ADC FIR filter or coefficient
C26(7:0) of ADC miniDSP
54
0111 1111
Coefficient N0(15:8) for left ADC biquad E or coefficient FIR20(15:8) for ADC FIR filter or coefficient
C27(15:8) of ADC miniDSP
55
1111 1111
Coefficient N0(7:0) for left ADC biquad E or coefficient FIR20(7:0) for ADC FIR filter or coefficient
C27(7:0) of ADC miniDSP
56
0000 0000
Coefficient N1(15:8) for left ADC biquad E or coefficient FIR21(15:8) for ADC FIR filter or coefficient
C28(15:8) of ADC miniDSP
57
0000 0000
Coefficient N1(7:0) for left ADC biquad E or coefficient FIR21(7:0) for ADC FIR filter or coefficient
C28(7:0) of ADC miniDSP
58
0000 0000
Coefficient N2(15:8) for left ADC biquad E or coefficient FIR22(15:8) for ADC FIR filter or coefficient
C29(15:8) of ADC miniDSP
59
0000 0000
Coefficient N2(7:0) for left ADC biquad E or coefficient FIR22(7:0) for ADC FIR filter or coefficient
C29(7:0) of ADC miniDSP
60
0000 0000
Coefficient D1(15:8) for left ADC biquad E or coefficient FIR23(15:8) for ADC FIR filter or coefficient
C30(15:8) of ADC miniDSP
61
0000 0000
Coefficient D1(7:0) for left ADC biquad E or coefficient FIR23(7:0) for ADC FIR filter or coefficient
C30(7:0) of ADC miniDSP
62
0000 0000
Coefficient D2(15:8) for left ADC biquad E or coefficient FIR24(15:8) for ADC FIR filter or coefficient
C31(15:8) of ADC miniDSP
63
0000 0000
Coefficient D2(7:0) for left ADC biquad E or coefficient FIR24(7:0) for ADC FIR filter or coefficient
C31(7:0) of ADC miniDSP
64
0000 0000
Coefficient C32(15:8) of ADC miniDSP
65
0000 0000
Coefficient C32(7:0) of ADC miniDSP
66
0000 0000
Coefficient C33(15:8) of ADC miniDSP
67
0000 0000
Coefficient C33(7:0) of ADC miniDSP
68
0000 0000
Coefficient C34(15:8) of ADC miniDSP
69
0000 0000
Coefficient C34(7:0) of ADC miniDSP
70
0000 0000
Coefficient C35(15:8) of ADC miniDSP
71
0000 0000
Coefficient C35(7:0) of ADC miniDSP
72
0000 0000
Coefficient N0(15:8) for right ADC programmable first-order IIR or coefficient C36(15:8) of ADC
miniDSP
73
0000 0000
Coefficient N0(7:0) for right ADC programmable first-order IIR or coefficient C36(7:0) of ADC
miniDSP
74
0000 0000
Coefficient N1(15:8) for right ADC programmable first-order IIR or coefficient C37(15:8) of ADC
miniDSP
75
0000 0000
Coefficient N1(7:0) for right ADC programmable first-order IIR or coefficient C37(7:0) of ADC
miniDSP
76
0000 0000
Coefficient D1(15:8) for right ADC programmable first-order IIR or coefficient C38(15:8) of ADC
miniDSP
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 99. Page-4 Registers (continued)
REGISTER
NUMBER
RESET VALUE
77
0000 0000
Coefficient D1(7:0) for right ADC programmable first-order IIR or coefficient C38(7:0) of ADC
miniDSP
78
0000 0000
Coefficient N0(15:8) for right ADC biquad A or coefficient FIR0(15:8) for ADC FIR filter or coefficient
C39(15:8) of ADC miniDSP
79
0000 0000
Coefficient N0(7:0) for right ADC biquad A or coefficient FIR0(7:0) for ADC FIR filter or coefficient
C39(7:0) of ADC miniDSP
80
0000 0000
Coefficient N1(15:8) for right ADC biquad A or coefficient FIR1(15:8) for ADC FIR filter or coefficient
C40(15:8) of ADC miniDSP
81
0000 0000
Coefficient N1(7:0) for right ADC biquad A or coefficient FIR1(7:0) for ADC FIR filter or coefficient
C40(7:0) of ADC miniDSP
82
0000 0000
Coefficient N2(15:8) for right ADC biquad A or coefficient FIR2(15:8) for ADC FIR filter or coefficient
C41(15:8) of ADC miniDSP
83
0000 0000
Coefficient N2(7:0) for right ADC biquad A or coefficient FIR2(7:0) for ADC FIR filter or coefficient
C41(7:0) of ADC miniDSP
84
0000 0000
Coefficient D1(15:8) for right ADC biquad A or coefficient FIR3(15:8) for ADC FIR filter or coefficient
C42(15:8) of ADC miniDSP
85
0000 0000
Coefficient D1(7:0) for right ADC biquad A or coefficient FIR3(7:0) for ADC FIR filter or coefficient
C42(7:0) of ADC miniDSP
86
0000 0000
Coefficient D2(15:8) for right ADC biquad A or coefficient FIR4(15:8) for ADC FIR filter or coefficient
C43(15:8) of ADC miniDSP
87
0000 0000
Coefficient D2(7:0) for right ADC biquad A or coefficient FIR4(7:0) for ADC FIR filter or coefficient
C43(7:0) of ADC miniDSP
88
0000 0000
Coefficient N0(15:8) for right ADC biquad B or coefficient FIR5(15:8) for ADC FIR filter or coefficient
C44(15:8) of ADC miniDSP
89
0000 0000
Coefficient N0(7:0) for right ADC biquad B or coefficient FIR5(7:0) for ADC FIR filter or coefficient
C44(7:0) of ADC miniDSP
90
0000 0000
Coefficient N1(15:8) for right ADC biquad B or coefficient FIR6(15:8) for ADC FIR filter or coefficient
C45(15:8) of ADC miniDSP
91
0000 0000
Coefficient N1(7:0) for right ADC biquad B or coefficient FIR6(7:0) for ADC FIR filter or coefficient
C45(7:0) of ADC miniDSP
92
0000 0000
Coefficient N2(15:8) for right ADC biquad B or coefficient FIR7(15:8) for ADC FIR filter or coefficient
C46(15:8) of ADC miniDSP
93
0000 0000
Coefficient N2(7:0) for right ADC biquad B or coefficient FIR7(7:0) for ADC FIR filter or coefficient
C46(7:0) of ADC miniDSP
94
0000 0000
Coefficient D1(15:8) for right ADC biquad B or coefficient FIR8(15:8) for ADC FIR filter or coefficient
C47(15:8) of ADC miniDSP
95
0000 0000
Coefficient D1(7:0) for right ADC biquad B or coefficient FIR8(7:0) for ADC FIR filter or coefficient
C47(7:0) of ADC miniDSP
96
0000 0000
Coefficient D2(15:8) for right ADC biquad B or coefficient FIR9(15:8) for ADC FIR filter or coefficient
C48(15:8) of ADC miniDSP
97
0000 0000
Coefficient D2(7:0) for right ADC biquad B or coefficient FIR9(7:0) for ADC FIR filter or coefficient
C48(7:0) of ADC miniDSP
98
0000 0000
Coefficient N0(15:8) for right ADC biquad C or coefficient FIR10(15:8) for ADC FIR filter or
coefficient C49(15:8) of ADC miniDSP
99
0000 0000
Coefficient N0(7:0) for right ADC biquad C or coefficient FIR10(7:0) for ADC FIR filter or coefficient
C49(7:0) of ADC miniDSP
100
0000 0000
Coefficient N1(15:8) for right ADC biquad C or coefficient FIR11(15:8) for ADC FIR filter or
coefficient C50(15:8) of ADC miniDSP
101
0000 0000
Coefficient N1(7:0) for right ADC biquad C or coefficient FIR11(7:0) for ADC FIR filter or coefficient
C50(7:0) of ADC miniDSP
102
0000 0000
Coefficient N2(15:8) for right ADC biquad C or coefficient FIR12(15:8) for ADC FIR filter or
coefficient C51(15:8) of ADC miniDSP
103
0000 0000
Coefficient N2(7:0) for right ADC biquad C or coefficient FIR12(7:0) for ADC FIR filter or coefficient
C51(7:0) of ADC miniDSP
REGISTER NAME
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
67
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 99. Page-4 Registers (continued)
68
REGISTER
NUMBER
RESET VALUE
104
0000 0000
Coefficient D1(15:8) for right ADC biquad C or coefficient FIR13(15:8) for ADC FIR filter or
coefficient C52(15:8) of ADC miniDSP
105
0000 0000
Coefficient D1(7:0) for right ADC biquad C or coefficient FIR13(7:0) for ADC FIR filter or coefficient
C52(7:0) of ADC miniDSP
106
0000 0000
Coefficient D2(15:8) for right ADC biquad C or coefficient FIR14(15:8) for ADC FIR filter or
coefficient C53(15:8) of ADC miniDSP
107
0000 0000
Coefficient D2(7:0) for right ADC biquad C or coefficient FIR14(7:0) for ADC FIR filter or coefficient
C53(7:0) of ADC miniDSP
108
0000 0000
Coefficient N0(15:8) for right ADC biquad D or coefficient FIR15(15:8) for ADC FIR filter or
coefficient C54(15:8) of ADC miniDSP
109
0000 0000
Coefficient N0(7:0) for right ADC biquad D or coefficient FIR15(7:0) for ADC FIR filter or coefficient
C54(7:0) of ADC miniDSP
110
0000 0000
Coefficient N1(15:8) for right ADC biquad D or coefficient FIR16(15:8) for ADC FIR filter or
coefficient C55(15:8) of ADC miniDSP
111
0000 0000
Coefficient N1(7:0) for right ADC biquad D or coefficient FIR16(7:0) for ADC FIR filter or coefficient
C55(7:0) of ADC miniDSP
112
0000 0000
Coefficient N2(15:8) for right ADC biquad D or coefficient FIR17(15:8) for ADC FIR filter or
coefficient C56(15:8) of ADC miniDSP
113
0000 0000
Coefficient N2(7:0) for right ADC biquad D or coefficient FIR17(7:0) for ADC FIR filter or coefficient
C56(7:0) of ADC miniDSP
114
0000 0000
Coefficient D1(15:8) for right ADC biquad D or coefficient FIR18(15:8) for ADC FIR filter or
coefficient C57(15:8) of ADC miniDSP
115
0000 0000
Coefficient D1(7:0) for right ADC biquad D or coefficient FIR18(7:0) for ADC FIR filter or coefficient
C57(7:0) of ADC miniDSP
116
0000 0000
Coefficient D2(15:8) for right ADC biquad D or coefficient FIR19(15:8) for ADC FIR filter or
coefficient C58(15:8) of ADC miniDSP
117
0000 0000
Coefficient D2(7:0) for right ADC biquad D or coefficient FIR19(7:0) for ADC FIR filter or coefficient
C58(7:0) of ADC miniDSP
118
0000 0000
Coefficient N0(15:8) for right ADC biquad E or coefficient FIR20(15:8) for ADC FIR filter or
coefficient C59(15:8) of ADC miniDSP
119
0000 0000
Coefficient N0(7:0) for right ADC biquad E or coefficient FIR20(7:0) for ADC FIR filter or coefficient
C59(7:0) of ADC miniDSP
120
0000 0000
Coefficient N1(15:8) for right ADC biquad E or coefficient FIR21(15:8) for ADC FIR filter or
coefficient C60(15:8) of ADC miniDSP
121
0000 0000
Coefficient N1(7:0) for right ADC biquad E or coefficient FIR21(7:0) for ADC FIR filter or coefficient
C60(7:0) of ADC miniDSP
122
0000 0000
Coefficient N2(15:8) for right ADC biquad E or coefficient FIR22(15:8) for ADC FIR filter or
coefficient C61(15:8) of ADC miniDSP
123
0000 0000
Coefficient N2(7:0) for right ADC biquad E or coefficient FIR22(7:0) for ADC FIR filter or coefficient
C61(7:0) of ADC miniDSP
124
0000 0000
Coefficient D1(15:8) for right ADC biquad E or coefficient FIR23(15:8) for ADC FIR filter or
coefficient C62(15:8) of ADC miniDSP
125
0000 0000
Coefficient D1(7:0) for right ADC biquad E or coefficient FIR23(7:0) for ADC FIR filter or coefficient
C62(7:0) of ADC miniDSP
126
0000 0000
Coefficient D2(15:8) for right ADC biquad E or coefficient FIR24(15:8) for ADC FIR filter or
coefficient C63(15:8) of ADC miniDSP
127
0000 0000
Coefficient D2(7:0) for right ADC biquad E or coefficient FIR24(7:0) for ADC FIR filter or coefficient
C63(7:0) of ADC miniDSP
REGISTER NAME
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
10.6.5 Control Registers, Page 5: ADC Programmable Coefficients RAM (65:127)
Page 5 / register 0 is the page control register as desribed following.
Table 100. Page 5 / Register 0: Page Control Register (1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
...
1111 1110:
1111 1111:
Page 0 selected
Page 1 selected
Page 254 selected (reserved)
Page 255 selected (reserved)
Valid pages are 0, 1, 4, 5, and 32–47. All other pages are reserved (do not access).
Table 101is a list of the page-5 registers, excepting the previously described register 0.
Table 101. Page-5 Registers
REGISTER
NUMBER
RESET
VALUE
1
XXXX XXXX
Reserved. Do not write to this register.
2
0000 0000
Coefficient C65(15:8) of ADC miniDSP
3
0000 0000
Coefficient C65(7:0) of ADC miniDSP
4
0000 0000
Coefficient C66(15:8) of ADC miniDSP
5
0000 0000
Coefficient C66(7:0) of ADC miniDSP
6
0000 0000
Coefficient C67(15:8) of ADC miniDSP
7
0000 0000
Coefficient C67(7:0) of ADC miniDSP
8
0000 0000
Coefficient C68(15:8) of ADC miniDSP
9
0000 0000
Coefficient C68(7:0) of ADC miniDSP
10
0000 0000
Coefficient C69(15:8) of ADC miniDSP
11
0000 0000
Coefficient C69(7:0) of ADC miniDSP
12
0000 0000
Coefficient C70(15:8) of ADC miniDSP
13
0000 0000
Coefficient C70(7:0) of ADC miniDSP
14
0000 0000
Coefficient C71(15:8) of ADC miniDSP
15
0000 0000
Coefficient C71(7:0) of ADC miniDSP
16
0000 0000
Coefficient C72(15:8) of ADC miniDSP
17
0000 0000
Coefficient C72(7:0) of ADC miniDSP
18
0000 0000
Coefficient C73(15:8) of ADC miniDSP
19
0000 0000
Coefficient C73(7:0) of ADC miniDSP
20
0000 0000
Coefficient C74(15:8) of ADC miniDSP
21
0000 0000
Coefficient C74(7:0) of ADC miniDSP
22
0000 0000
Coefficient C75(15:8) of ADC miniDSP
23
0000 0000
Coefficient C75(7:0) of ADC miniDSP
24
0000 0000
Coefficient C76(15:8) of ADC miniDSP
25
0000 0000
Coefficient C76(7:0) of ADC miniDSP
26
0000 0000
Coefficient C77(15:8) of ADC miniDSP
27
0000 0000
Coefficient C77(7:0) of ADC miniDSP
28
0000 0000
Coefficient C78(15:8) of ADC miniDSP
29
0000 0000
Coefficient C78(7:0) of ADC miniDSP
30
0000 0000
Coefficient C79(15:8) of ADC miniDSP
31
0000 0000
Coefficient C79(7:0) of ADC miniDSP
32
0000 0000
Coefficient C80(15:8) of ADC miniDSP
33
0000 0000
Coefficient C80(7:0) of ADC miniDSP
34
0000 0000
Coefficient C81(15:8) of ADC miniDSP
REGISTER NAME
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
69
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
Table 101. Page-5 Registers (continued)
REGISTER
NUMBER
RESET
VALUE
35
0000 0000
Coefficient C81(7:0) of ADC miniDSP
36
0000 0000
Coefficient C82(15:8) of ADC miniDSP
37
0000 0000
Coefficient C82(7:0) of ADC miniDSP
38
0000 0000
Coefficient C83(15:8) of ADC miniDSP
39
0000 0000
Coefficient C83(7:0) of ADC miniDSP
40
0000 0000
Coefficient C84(15:8) of ADC miniDSP
41
0000 0000
Coefficient C84(7:0) of ADC miniDSP
42
0000 0000
Coefficient C85(15:8) of ADC miniDSP
43
0000 0000
Coefficient C85(7:0) of ADC miniDSP
44
0000 0000
Coefficient C86(15:8) of ADC miniDSP
45
0000 0000
Coefficient C86(7:0) of ADC miniDSP
46
0000 0000
Coefficient C87(15:8) of ADC miniDSP
47
0000 0000
Coefficient C87(7:0) of ADC miniDSP
48
0000 0000
Coefficient C88(15:8) of ADC miniDSP
49
0000 0000
Coefficient C88(7:0) of ADC miniDSP
50
0000 0000
Coefficient C89(15:8) of ADC miniDSP
51
0000 0000
Coefficient C89(7:0) of ADC miniDSP
52
0000 0000
Coefficient C90(15:8) of ADC miniDSP
53
0000 0000
Coefficient C90(7:0) of ADC miniDSP
54
0000 0000
Coefficient C91(15:8) of ADC miniDSP
55
0000 0000
Coefficient C91(7:0) of ADC miniDSP
56
0000 0000
Coefficient C92(15:8) of ADC miniDSP
57
0000 0000
Coefficient C92(7:0) of ADC miniDSP
58
0000 0000
Coefficient C93(15:8) of ADC miniDSP
59
0000 0000
Coefficient C93(7:0) of ADC miniDSP
60
0000 0000
Coefficient C94(15:8) of ADC miniDSP
61
0000 0000
Coefficient C94(7:0) of ADC miniDSP
62
0000 0000
Coefficient C95(15:8) of ADC miniDSP
63
0000 0000
Coefficient C95(7:0) of ADC miniDSP
64
0000 0000
Coefficient C96(15:8) of ADC miniDSP
65
0000 0000
Coefficient C96(7:0) of ADC miniDSP
66
0000 0000
Coefficient C97(15:8) of ADC miniDSP
67
0000 0000
Coefficient C97(7:0) of ADC miniDSP
68
0000 0000
Coefficient C98(15:8) of ADC miniDSP
69
0000 0000
Coefficient C98(7:0) of ADC miniDSP
70
0000 0000
Coefficient C99(15:8) of ADC miniDSP
71
0000 0000
Coefficient C99(7:0) of ADC miniDSP
72
0000 0000
Coefficient C100(15:8) of ADC miniDSP
73
0000 0000
Coefficient C100(7:0) of ADC miniDSP
74
0000 0000
Coefficient C101(15:8) of ADC miniDSP
75
0000 0000
Coefficient C101(7:0) of ADC miniDSP
76
0000 0000
Coefficient C102(15:8) of ADC miniDSP
77
0000 0000
Coefficient C102(7:0) of ADC miniDSP
78
0000 0000
Coefficient C103(15:8) of ADC miniDSP
79
0000 0000
Coefficient C103(7:0) of ADC miniDSP
80
0000 0000
Coefficient C104(15:8) of ADC miniDSP
81
0000 0000
Coefficient C104(7:0) of ADC miniDSP
70
REGISTER NAME
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 101. Page-5 Registers (continued)
REGISTER
NUMBER
RESET
VALUE
82
0000 0000
Coefficient C105(15:8) of ADC miniDSP
83
0000 0000
Coefficient C105(7:0) of ADC miniDSP
84
0000 0000
Coefficient C106(15:8) of ADC miniDSP
85
0000 0000
Coefficient C106(7:0) of ADC miniDSP
86
0000 0000
Coefficient C107(15:8) of ADC miniDSP
87
0000 0000
Coefficient C107(7:0) of ADC miniDSP
88
0000 0000
Coefficient C108(15:8) of ADC miniDSP
89
0000 0000
Coefficient C108(7:0) of ADC miniDSP
90
0000 0000
Coefficient C109(15:8) of ADC miniDSP
91
0000 0000
Coefficient C109(7:0) of ADC miniDSP
92
0000 0000
Coefficient C110(15:8) of ADC miniDSP
93
0000 0000
Coefficient C110(7:0) of ADC miniDSP
94
0000 0000
Coefficient C111(15:8) of ADC miniDSP
95
0000 0000
Coefficient C111(7:0) of ADC miniDSP
96
0000 0000
Coefficient C112(15:8) of ADC miniDSP
97
0000 0000
Coefficient C112(7:0) of ADC miniDSP
98
0000 0000
Coefficient C113(15:8) of ADC miniDSP
99
0000 0000
Coefficient C113(7:0) of ADC miniDSP
100
0000 0000
Coefficient C114(15:8) of ADC miniDSP
101
0000 0000
Coefficient C114(7:0) of ADC miniDSP
102
0000 0000
Coefficient C115(15:8) of ADC miniDSP
103
0000 0000
Coefficient C115(7:0) of ADC miniDSP
104
0000 0000
Coefficient C117(15:8) of ADC miniDSP
105
0000 0000
Coefficient C117(7:0) of ADC miniDSP
106
0000 0000
Coefficient C117(15:8) of ADC miniDSP
107
0000 0000
Coefficient C117(7:0) of ADC miniDSP
108
0000 0000
Coefficient C118(15:8) of ADC miniDSP
109
0000 0000
Coefficient C118(7:0) of ADC miniDSP
110
0000 0000
Coefficient C119(15:8) of ADC miniDSP
111
0000 0000
Coefficient C119(7:0) of ADC miniDSP
112
0000 0000
Coefficient C120(15:8) of ADC miniDSP
113
0000 0000
Coefficient C120(7:0) of ADC miniDSP
114
0000 0000
Coefficient C121(15:8) of ADC miniDSP
115
0000 0000
Coefficient C121(7:0) of ADC miniDSP
116
0000 0000
Coefficient C122(15:8) of ADC miniDSP
117
0000 0000
Coefficient C122(7:0) of ADC miniDSP
118
0000 0000
Coefficient C123(15:8) of ADC miniDSP
119
0000 0000
Coefficient C123(7:0) of ADC miniDSP
120
0000 0000
Coefficient C124(15:8) of ADC miniDSP
121
0000 0000
Coefficient C124(7:0) of ADC miniDSP
122
0000 0000
Coefficient C125(15:8) of ADC miniDSP
123
0000 0000
Coefficient C125(7:0) of ADC miniDSP
124
0000 0000
Coefficient C126(15:8) of ADC miniDSP
125
0000 0000
Coefficient C126(7:0) of ADC miniDSP
126
0000 0000
Coefficient C127(15:8) of ADC miniDSP
127
0000 0000
Coefficient C127(7:0) of ADC miniDSP
REGISTER NAME
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
71
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
10.6.6 Control Registers, Page 32: ADC DSP Engine Instruction RAM (0:31)
Control registers from page 32 through page 47 contain instruction RAM for the ADC miniDSP. There are 32
instructions / page and 16 pages, so the TLV320ADC3001 miniDSP supports 512 instructions.
Table 102. Page 32 / Register 0: Page Control Register (1)
BIT
D7–D0
(1)
READ/
WRITE
R/W
RESET
VALUE
0000 0000
DESCRIPTION
0000 0000:
0000 0001:
...
1111 1110:
1111 1111:
Page 0 selected
Page 1 selected
Page 254 selected (reserved)
Page 255 selected (reserved)
Valid pages are 0, 1, 4, 5, and 32–47. All other pages are reserved (do not access).
Table 103. Page 32 / Register 1: Reserved
BIT
D7–D0
READ/
WRITE
R/W
RESET
VALUE
XXXX XXXX
READ/
WRITE
R/W
R/W
RESET
VALUE
XXXX
XXXX
READ/
WRITE
R/W
RESET
VALUE
XXXX XXXX
READ/
WRITE
R/W
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Write only the default value to this register
Table 104. Page 32 / Register 2: Inst_0(19:16)
BIT
D7–D4
D3–D0
DESCRIPTION
Reserved
Instruction Inst_0(19:16) of ADC miniDSP
Table 105. Page 32 / Register 3: Inst_0(15:8)
BIT
D7–D0
DESCRIPTION
Instruction Inst_0(15:8) of ADC miniDSP
Table 106. Page 32 / Register 4: Inst_0(7:0)
BIT
D7–D0
DESCRIPTION
Instruction Inst_0(7:0) of ADC miniDSP
10.6.6.1 Page 32 / Register 5 Through Page 32 / Register 97
The remaining unreserved registers on page 32 are arranged in groups of three, with each group containing the
bits of one instruction. The arrangement is the same as that of registers 2–4 for Instruction 0. Registers 5–7,
8–10, 11–13, ..., 95–97 contain instructions 1, 2, 3, ..., 31, respectively.
Table 107. Page 32 / Register 98 Through Page 32 / Register 127: Reserved
BIT
D7–D0
72
READ/
WRITE
R/W
RESET
VALUE
XXXX XXXX
DESCRIPTION
Reserved. Write only the default value to this register
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
10.6.7 Control Registers, Page 33 Through Page 47: ADC DSP Engine Instruction RAM (32:63) Through
(480:511)
The structuring of the registers within page 33 through page 43 is identical to that of page 32. Only the
instruction numbers differ. The range of instructions within each page is listed in the following table.
PAGE
INSTRUCTIONS
33
32 to 63
34
64 to 95
35
96 to 127
36
128 to 159
37
160 to 191
38
192 to 223
39
224 to 255
40
256 to 287
41
288 to 319
42
320 to 351
43
352 to 383
44
384 to 415
45
416 to 447
46
448 to 479
47
480 to 511
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
73
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
11 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
11.1 Application Information
This typical connection diagram highlights the required external components and system level connections for
proper operation of the device in several popular use cases. Each of these configurations can be realized using
the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the
most common modes of operation. Any design variation can be supported by TI through schematic and layout
reviews. Visit www.e2e.ti.com for design assistance and join the audio amplifier discussion forum for additional
information.
11.2 Typical Application
IOVDD
DBB
RP
AVDD
(2.6 V–3.6 V)
DO UT
BCLK
WCLK
MCLK
RESET
2 kW
SCL
MICBIAS
SDA
RP
AVDD
1 mF
IN1L(P)
AVSS
1mF
0.1
mF
1m F
A
IOVDD
(1.1 V–3.3 V)
TLV320ADC3001
A
2 kW
1 mF
IOVDD
IN1R(M)
1.65 V–1.95 V
1 mF
DVDD
0.1
mF
A
IN2L
0.1
mF
1mF
1mF
DVSS
D
Figure 44. Typical Connections
11.2.1 Design Requirements
Table 108 lists the design parameters for this example.
Table 108. Design Parameters
74
KEY PARAMETER
SPECIFICATION/UNIT
AVDD
3.3 V
AVDD Supply Current
> 6 mA (PLL on, AGC off, miniDSP off, stereo
record, fs = 48 kHz)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
Table 108. Design Parameters (continued)
KEY PARAMETER
SPECIFICATION/UNIT
DVDD
1.8 V
DVDD Supply Current
> 4 mA (PLL on, AGC off, miniDSP off, stereo
record, fs = 48 kHz)
IOVDD
1.8 V
Max. MICBIAS Current
4 mA (MICBIAS voltage 2.5 V)
11.2.2 Detailed Design Procedure
11.2.2.1 ADC Setup
The following paragraphs are intended to guide a user through the steps necessary to configure the
TLV320ADC3001.
11.2.2.1.1
Step 1
The system clock source (master clock) and the targeted ADC sampling frequency must be identified.
Depending on the targeted performance, the decimation filter type (A, B, or C) and AOSR value can be
determined:
• Filter A must be used for 48-kHz high-performance operation; AOSR must be a multiple of 8.
• Filter B must be used for up to 96-kHz operations; AOSR must be a multiple of 4.
• Filter C must be used for up to 192-kHz operations; AOSR must be a multiple of 2.
In all cases, AOSR is limited in its range by the following condition:
2.8 MHz < AOSR × ADC_fS < 6.2 MHz
(6)
Based on the identified filter type and the required signal-processing capabilities, the appropriate processing
block can be determined from the list of available processing blocks (PRB_R4 to PRB_R18).
Based on the available master clock, the chosen AOSR and the targeted sampling rate, the clock divider values
NADC and MADC can be determined. If necessary, the internal PLL can add a large degree of flexibility.
In summary, ADC_CLKIN (derived directly from the system clock source or from the internal PLL) divided by
MADC, NADC, and AOSR must be equal to the ADC sampling rate ADC_fS. The ADC_CLKIN clock signal is
shared with the DAC clock-generation block.
ADC_CLKIN = NADC × MADC × AOSR × ADC_fS
(7)
To a large degree, NADC and MADC can be chosen independently in the range of 1 to 128. In general, NADC
must be as large as possible as long as the following condition can still be met:
MADC × AOSR / 32 ≥ RC
(8)
RC is a function of the chosen processing block and is listed in the Resource Class column of Table 6.
The common-mode voltage setting of the device is determined by the available analog power supply.
At this point, the following device-specific parameters are known: PRB_Rx, AOSR, NADC, MADC, input and
output common-mode values. If the PLL is used, the PLL parameters P, J, D, and R are determined as well.
11.2.2.1.2 Step 2
Setting up the device via register programming:
The following list gives a sequence of items that must be executed in the time between powering the device up
and reading data from the device:
1. Define starting point:
(a) Power up applicable external hardware power supplies
(b) Set register page to 0
(c) Initiate SW reset
2. Program clock settings
(a) Program PLL clock dividers P, J, D, and R (if PLL is used)
(b) Power up PLL (if PLL is used)
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
75
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
(c) Program and power up NADC
(d) Program and power up MADC
(e) Program OSR value
(f) Program I2S word length if required (for example, 20 bits)
(g) Program the processing block to be used
3. Program analog blocks
(a) Set register page to 1
(b) Program MICBIAS if applicable
(c) Program MicPGA
(d) Program routing of inputs/common mode to ADC input
(e) Unmute analog PGAs and set analog gain
4. Program ADC
(a) Set register page to 0
(b) Power up ADC channel
(c) Unmute digital volume control and set gain
A detailed example can be found in Example Register Setup to Record Analog Data Through ADC to Digital Out.
11.2.2.1.3 Example Register Setup to Record Analog Data Through ADC to Digital Out
A typical EVM I2C register control script follows to show how to set up the TLV320ADC3001 in record mode with
fS = 44.1 kHz and MCLK = 11.2896 MHz.
# Key: w 30 XX YY ==> write to I2C address 0x30, to register 0xXX, data 0xYY
#
# ==> comment delimiter
#
# The following list gives an example sequence of items that must be executed in the time
# between powering the device up and reading data from the device. Note that there are
# other valid sequences depending on which features are used.
#
# ADC3101EVM Key Jumper Settings and Audio Connections:
# 1. Remove Jumpers W12 and W13
# 2. Insert Jumpers W4 and W5
# 3. Insert a 3.5mm stereo audio plug into J9 for
#
single-ended input IN1L(P) - left channel and
#
single-ended input IN1R(M) - right channel
################################################################
# 1. Define starting point:
#
(a) Power up appicable external hardware power supplies
#
(b) Set register page to 0
#
w 30 00 00
#
(c) Initiate SW Reset
#
w 30 01 01
#
# 2. Program Clock Settings
#
(a) Program PLL clock dividers P,J,D,R (if PLL is necessary)
#
# In EVM, the ADC3001 receives: MCLK = 11.2896 MHz,
# BCLK = 2.8224 MHz, WCLK = 44.1 kHz
#
# Sinve the sample rate is a multiple of the input MCLK then
# no PLL is needed thereby saving power. Use Default (Reset) Settings:
# ADC_CLKIN = MCLK, P=1, R=1, J=4, D=0000
w 30 04 00
w 30 05 11
w 30 06 04
w 30 07 00
w 30 08 00
#
#
(b) Power up PLL (if PLL is necessary) - Not Used in this Example
w 30 05 11
#
(c) Program and power up NADC
#
# NADC = 1, divider powered on
w 30 12 81
#
76
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
#
#
#
w
#
#
#
#
w
#
#
#
#
w
#
#
#
#
w
#
#
#
#
w
#
#
#
#
w
#
#
#
#
w
#
#
w
#
#
#
#
#
w
#
#
w
#
#
#
#
#
w
#
#
#
#
w
#
#
#
#
w
#
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
(d) Program and power up MADC
MADC = 2, divider powered on
30 13 82
(e) Program OSR value
AOSR = 128 (default)
30 14 80
(f) Program I2S word length as required (16, 20, 24, 32 bits)
mode is i2s, wordlength is 16, slave mode (default)
30 1B 00
(g) Program the processing block to be used
PRB_P1
30 3d 01
3. Program Analog Blocks
(a) Set register Page to 1
30 00 01
(b) Program MICBIAS if appicable
Not used (default)
30 33 00
(c) Program MicPGA
Left Analog PGA Seeting = 0dB
30 3b 00
Right Analog PGA Seeting = 0dB
30 3c 00
(d) Routing of inputs/common mode to ADC input
(e) Unmute analog PGAs and set analog gain
Left ADC Input selection for Left PGA = IN1L(P) as Single-Ended
30 34 fc
Right ADC Input selection for Right PGA = IN1R(M) as Single-Ended
30 37 fc
4. Program ADC
(a) Set register Page to 0
30 00 00
(b) Power up ADC channel
Power-up Left ADC and Right ADC
30 51 c2
(c) Unmute digital volume control and set gain = 0 dB
UNMUTE
30 52 00
11.2.2.2 MICBIAS
TLV320ADC3001 has a built-in bias voltage output for biasing of microphones. No intentional capacitors must be
connected directly to the MICBIAS output for filtering.
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
77
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
11.2.2.3 Decoupling Capacitors
The TLV320ADC3001 requires adequate power supply decoupling to ensure that the noise and total harmonic
distortion (THD) are low. A good ceramic capacitor, typically 0.1 µF, placed as close as possible to the device
AVDD, IOVDD and DVDD lead works best. Placing this decoupling capacitor close to the TLV320ADC3001 is
important for the performance of the converter. For filtering lower-frequency noise signals, a 1 µF or greater
capacitor placed near the device would also help.
11.2.3 Application Curves
Table 109 lists the application curves in the Typical Characteristics section.
Table 109. Table of Graphs
GRAPH TITLE
FIGURE
Line Input to ADC FFT Plot
Figure 8
Input-Referred Noise vs. PGA Gain
Figure 9
12 Power Supply Recommendations
The power supplies are designed to operate from 2.6 V to 3.6 V for AVDD, from 1.65 V to 1.95 V for DVDD and
from 1.1 V to 3.6 V for IOVDD. Any value out of these ranges must be avoided to ensure the correct behavior of
the device. The power supplies must be well regulated. Placing a decoupling capacitor close to the
TLV320ADC3001 improves the performance of the device. A low equivalent-series-resistance (ESR) ceramic
capacitor with a value of 0.1 µF is a typical choice. If the TLV320ADC3001 is used in highly noise-sensitive
circuits, TI recommends to add a small LC filter on the VDD connections.
78
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
TLV320ADC3001
www.ti.com
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
13 Layout
13.1 Layout Guidelines
Each system design and PCB layout is unique. The layout must be carefully reviewed in the context of a specific
PCB design. However, the following guidelines can optimize the TLV320ADC3001 performance:
The decoupling capacitors for the power supplies must be placed close to the device terminals. Figure 44 shows
the recommended decoupling capacitors for the TLV320ADC3001.
For analog differential audio signals, they must be routed differentially on the PCB for better noise immunity.
Avoid crossing digital and analog signals to avoid undesirable crosstalk.
Analog and digital grounds must be separated to prevent possible digital noise from affecting the analog
performance of the board.
13.2 Layout Example
DOUT
WCLK
BCLK
MCLK
1.1PF
Digital
Ground
Plane
IOVDD
SDA
SCL
Place the
decoupling
capacitors close to
power terminals
RESET
System Processor
xxxxx
xx
xxxxx
xx
xxxxx
xx
1.1PF
DVDD
AVDD
1PF
Analog
Ground
Plane
IN2L
IN1L(P) 1PF
MICBIAS
If possible, route
differential audio
signals differentially
IN1R(M) 1PF
1.1PF
xx
Via to Digital Ground Layer
Power supply
Via to Analog Ground Layer
Top Layer Signal Trace
Bottom Layer Signal Trace
Figure 45. Layout Recommendation
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
79
TLV320ADC3001
SLAS548D – OCTOBER 2008 – REVISED SEPTEMBER 2015
www.ti.com
14 Device and Documentation Support
14.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
E2E Audio Amplifier Forum TI's Engineer-to-Engineer (E2E) Community for Audio Amplifiers. Created to
foster collaboration among engineers. Ask questions and receive answers in real-time.
14.2 Trademarks
NanoFree, PurePath, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
14.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
14.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
15 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
80
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3001
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TLV320ADC3001IYZHR
ACTIVE
DSBGA
YZH
16
3000
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
ADC3001
TLV320ADC3001IYZHT
ACTIVE
DSBGA
YZH
16
250
RoHS & Green
SNAGCU
Level-1-260C-UNLIM
-40 to 85
ADC3001
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
