TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
D
Fully Integrated VCC and Vpp Switching for
DB PACKAGE
(TOP VIEW)
Single-Slot PC Card Interface
D
D
D
D
D
D
D
D
D
VCCD0
VCCD1
3.3V
3.3V
5V
5V
GND
OC
Low rDS(on) (90-mΩ 5-V VCC Switch and
3.3-V VCC Switch)
Compatible With Controllers From Cirrus,
Ricoh, O2Micro, Intel, and Texas
Instruments
3.3-V Low-Voltage Mode
Meets PC Card Standards
12-V Supply Can Be Disabled Except
During 12-V Flash Programming
Short-Circuit and Thermal Protection
Space-Saving 16-Pin SSOP (DB)
Compatible With 3.3-V, 5-V, and 12-V
PC Cards
Break-Before-Make Switching
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SHDN
VPPD0
VPPD1
AVCC
AVCC
AVCC
AVPP
12V
description
The TPS2211 PC Card power-interface switch provides an integrated power-management solution for a single
PC Card. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card
control are combined on a single integrated circuit, using the Texas Instruments LinBiCMOS process. The
circuit allows the distribution of 3.3-V, 5-V, and/or 12-V card power, and is compatible with many PCMCIA
controllers. The current-limiting feature eliminates the need for fuses, which reduces component count and
improves reliability. Current-limit reporting can help the user isolate a system fault to the PC Card.
The TPS2211 features a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5 V. Bias
power can be derived from either the 3.3-V or 5-V inputs. This facilitates low-power system designs such as
sleep mode and pager mode where only 3.3 V is available.
End equipment for the TPS2211 includes notebook computers, desktop computers, personal digital assistants
(PDAs), digital cameras, and bar-code scanners.
AVAILABLE OPTIONS
PACKAGED DEVICE
TA
SMALL OUTLINE
(DB)
–40°C to 85°C
TPS2211IDBR
CHIP FORM
(Y)
TPS2211Y
The DB package is only available taped and reeled, indicated by the
R suffix on the device type.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PC Card is a trademark of PCMCIA (Personal Computer Memory Card International Association).
LinBiCMOS is a trademark of Texas Instruments Incorporated.
Copyright 2001, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
typical PC-card power-distribution application
TPS2211
AVCC
AVCC
AVCC
0.1 µF
AVPP
12 V
5V
VCC1
VCC2
PC Card
Vpp1 Connector
Vpp2
0.1 µF
12V
5V
0.1 µF
1 µF
5V
PCMCIA
Controller
3.3 V
0.1 µF
1 µF
3.3V
VCCD0
VCC_EN0
3.3V
VCCD1
VCC_EN1
VPPD0
VPPD1
VPP_EN0
OC
GND
VPP_EN1
To CPU
SHDN
Shutdown Signal From CPU
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CS
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
TPS2211Y chip information
This chip, when properly assembled, displays characteristics similar to those of the TPS2211. Thermal
compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chips may be
mounted with conductive epoxy or a gold-silicon preform.
BONDING PAD ASSIGNMENTS
2
1
16
15
14
VCCD0
1
16
SHDN
VCCD1
2
15
VPPD0
3.3V
3
14
VPPD1
3.3V
4
13
AVCC
3
5V
5
12
AVCC
5V
6
11
AVCC
4
GND
7
10
AVPP
OC
8
9
13
TPS2211Y
12V
13
140
12
CHIP THICKNESS: 15 TYPICAL
BONDING PADS: 4 × 4 MINIMUM
5
TJmax = 150°C
TOLERANCES ARE ± 10%.
6
ALL DIMENSIONS ARE IN MILS.
11
7
10
8
9
77
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
Terminal Functions
TERMINAL
NAME
I/O
NO.
DESCRIPTION
3.3V
3, 4
I
3.3-V VCC input for card power and/or chip power if 5 V is not present
5V
5, 6
I
5-V VCC input for card power and/or chip power
12V
9
I
12-V Vpp input card power
AVCC
11, 12, 13
O
Switched output that delivers 0 V, 3.3-V, 5-V, or high impedance to card
AVPP
10
O
Switched output that delivers 0 V 3.3-V, 5-V, 12-V, or high impedance to card
GND
7
Ground
OC
8
O
Logic-level overcurrent reporting output that goes low when an overcurrent conditions exists
SHDN
16
I
Logic input that shuts down the TPS2211 and sets all power outputs to high-impedance state
VCCD0
1
I
Logic input that controls voltage of AVCC (see control-logic table)
VCCD1
2
I
Logic input that controls voltage of AVCC (see control-logic table)
VPPD0
15
I
Logic input that controls voltage of AVPP (see control-logic table)
VPPD1
14
I
Logic input that controls voltage of AVPP (see control-logic table)
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
VI(5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V
VI(3.3V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V
VI(12V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 14 V
Logic input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Output current (each card): IO(VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . internally limited
IO(VPP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . internally limited
Operating virtual junction temperature range, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 150°C
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Input voltage range for card power:
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
DB
775 mW
6.2 mW/°C
496 mW
403 mW
These devices are mounted on an FR4 board with no special thermal considerations.
recommended operating conditions
Input voltage, VI
Output current
MIN
MAX
UNIT
VI(5V)
VI(3.3V)
0
5.25
V
0
5.25
V
VI(12V)
IO(AVCC)
0
13.5
V
1
IO(AVPP)
Operating virtual junction temperature, TJ
4
–40
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
A
150
mA
125
°C
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
electrical characteristics, TA = –40°C to 85°C (unless otherwise noted)
power switch
TEST CONDITIONS†
PARAMETER
5 V to AVCC
VI(5V) = 5 V
VI(5V) = 5 V,
3.3 V to AVCC
Switch resistance
3.3 V to AVCC
VI(5V) = 0 V,
TJ=25°C
5 V to AVPP
3.3 V to AVPP
Ilkg
lk
II
IOS
Clamp low voltage
50
90
48
90
48
90
VI(3.3V) = 3.3 V
VI(3.3V) = 3.3 V
6
mΩ
Ω
1
Ipp high
high-impedance
impedance state
1
high impedance state
ICC high-impedance
TA = 25°C
TA=85°C
1
0.8
V
0.8
V
10
50
10
µA
50
VI(5V) = 5 V
VI(5V) = 0 V,
VI(3.3V) = 3.3 V
VO(AVCC) = 5 V, VO(AVPP) = 12 V
40
150
VO(AVCC) = 3.3 V, VO(AVPP) = 12 V
40
150
Shutdown mode
VO(AVCC) = VO(AVPP) = Hi-Z
IO(AVCC)
IO(AVPP)
UNIT
6
TA = 25°C
TA= 85°C
Leakage current
Short-circuit
output-current limit
MAX
Ipp at 10 mA
ICC at 10 mA
Clamp low voltage
Input current
TYP
TJ=25°C
TJ=25°C
12 V to AVPP
VO(AVPP)
VO(AVCC)
TPS2211
MIN
TJ = 85°C, output powered into a
short to GND
µA
1
1
2.2
A
120
400
mA
† Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
logic section
TEST CONDITIONS†
PARAMETER
TPS2211
MIN
Logic input current
1
Logic input high level
2
Logic input low level
Logic output high level
MAX
IO = 1 mA
IO = 1 mA,
VI(3.3V) = 3.3 V
VI(5V) – 0.4
VI(3.3V) – 0.4
µA
V
0.8
VI(5V) = 5 V,
VI(5V) = 0 V,
UNIT
V
V
Logic output low level
IO = 1 mA
0.4
V
† Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
electrical characteristics, TA = 25°C (unless otherwise noted)
power switch
5 V to AVCC
3.3 V to AVCC
Switch resistance
3.3 V to AVCC
5 V to AVPP
3.3 V to AVPP
12 V to AVPP
VO(AVPP)
VO(AVCC)
TPS2211Y
TEST CONDITIONS†
PARAMETER
Clamp low voltage
VI(5V) = 5 V
VI(5V) = 5 V,
VI(5V) = 0 V,
TJ=25°C
MIN
Ilkg
lk
Leakage current
Ipp high-impedance state
ICC high-impedance state
II
Input current
VI = 5 V
VI(5V) = 5 V,
VI(3.3V) = 3.3 V
MAX
UNIT
50
VI(3.3V) = 3.3 V
VI(3.3V) = 3.3 V
mΩ
48
48
4.3
TJ=25°C
TJ=25°C
Ω
4.3
0.5
Ipp at 10 mA
Ipp at 10 mA
Clamp low voltage
TYP
0.28
V
0.28
V
1
µA
1
VO(AVCC) = 5 V, VO(AVPP) = 12 V
42
VO(AVCC) = 3.3 V, VO(AVPP) = 12 V
42
µA
† Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
switching characteristics‡
TPS2211,
TPS2211Y
TEST CONDITIONS§
PARAMETER
MIN
TYP
tr
Rise times,
times output
VO(AVCC)
VO(AVPP)
2.8
tf
Fall times
times, output
VO(AVCC)
VO(AVPP)
4.5
tpd
d
Propagation delay (see Figure1)
VI(VPPD0) to VO(AVPP)
VI(VCCD1) to VO(AVCC) (3
(3.3V)
3V)
ton
toff
VI(VCCD0) to VO(AVCC) (5V)
ton
toff
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
ms
12
ton
toff
‡ Switching Characteristics are with CL = 150 µF.
§ Refer to Parameter Measurement Information
6
6.4
UNIT
MAX
6.8
18
4
17
6.6
17
ms
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
PARAMETER MEASUREMENT INFORMATION
AVPP
AVCC
CL
CL
LOAD CIRCUIT
VI(VPPD0)
(VI(VPPD1) = 0 V)
LOAD CIRCUIT
VDD
50%
50%
GND
VDD
VI(VCCD1)
(VI(VCCD0) = VDD)
GND
toff
toff
ton
VO(AVPP)
50%
50%
ton
VI(12V)
90%
10%
VI(3.3V)
90%
VO(AVCC)
10%
GND
VOLTAGE WAVEFORMS
GND
VOLTAGE WAVEFORMS
Figure 1. Test Circuits and Voltage Waveforms
Table of Timing Diagrams
FIGURE
AVCC Propagation Delay and Rise Time With 1-µF Load, 3.3-V Switch
2
AVCC Propagation Delay and Fall Time With 1-µF Load, 3.3-V Switch
3
AVCC Propagation Delay and Rise Time With 150-µF Load, 3.3-V Switch
4
AVCC Propagation Delay and Fall Time With 150-µF Load, 3.3-V Switch
5
AVCC Propagation Delay and Rise Time With 1-µF Load, 5-V Switch
6
AVCC Propagation Delay and Fall Time With 1-µF Load, 5-V Switch
7
AVCC Propagation Delay and Rise Time With 150-µF Load, 5-V Switch
8
AVCC Propagation Delay and Fall Time With 150-µF Load, 5-V Switch
9
AVPP Propagation Delay and Rise Time With 1-µF Load, 12-V Switch
10
AVPP Propagation Delay and Fall Time With 1-µF Load, 12-V Switch
11
AVPP Propagation Delay and Rise Time With 150-µF Load, 12-V Switch
12
AVPP Propagation Delay and Fall Time With 150-µF Load, 12-V Switch
13
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
PARAMETER MEASUREMENT INFORMATION
VCCD0 = 3.3 V
VCCD0 = 3.3 V
VCCD1
(2 V/div)
VCCD1
(2 V/div)
AVCC
(2 V/div)
AVCC
(2 V/div)
0
1
2
3
4
5
6
7
8
0
9
5
10
t – Time – ms
Figure 2. AVCC Propagation Delay and Rise Time
With 1-µF Load, 3.3-V Switch
30
35
40
45
Figure 3. AVCC Propagation Delay and Fall Time
With 1-µF Load, 3.3-V Switch
VCCD0 = 3.3 V
VCCD0 = 3.3 V
VCCD1
(2 V/div)
VCCD1
(2 V/div)
AVCC
(2 V/div)
AVCC
(2 V/div)
0
1
2
3
4
5
t – Time – ms
6
7
8
9
Figure 4. AVCC Propagation Delay and Rise Time
With 150-µF Load, 3.3-V Switch
8
15 20 25
t – Time – ms
POST OFFICE BOX 655303
0
5
10
15 20 25
t – Time – ms
30
35
40
45
Figure 5. AVCC Propagation Delay and Fall Time
With 150-µF Load, 3.3-V Switch
• DALLAS, TEXAS 75265
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
PARAMETER MEASUREMENT INFORMATION
VCCD0
(2 V/div)
VCCD0
(2 V/div)
AVCC
(2 V/div)
AVCC
(2 V/div)
VCCD1 = 5 V
0
2
4
6
8
10 12
t – Time – ms
14
16
0
18
Figure 6. AVCC Propagation Delay and Rise Time
With 1-µF Load, 5-V Switch
VCCD0
(2 V/div)
AVCC
(2 V/div)
AVCC
(2 V/div)
0
2
4
6
8
10 12
t – Time – ms
14
16
18
Figure 8. AVCC Propagation Delay and Rise Time
With 150-µF Load, 5-V Switch
POST OFFICE BOX 655303
5
10
15 20 25
t – Time – ms
30
35
40
45
Figure 7. AVCC Propagation Delay and Fall Time
With 1-µF Load, 5-V Switch
VCCD0
(2 V/div)
VCCD1 = 5 V
VCCD1 = 5 V
VCCD1 = 5 V
0
5
10
15 20 25
t – Time – ms
30
35
40
45
Figure 9. AVCC Propagation Delay and Fall Time
With 150-µF Load, 5-V Switch
• DALLAS, TEXAS 75265
9
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
PARAMETER MEASUREMENT INFORMATION
VPPD1 = 0 V
VPPD0
(2 V/div)
VPPD0
(2 V/div)
AVPP
(5 V/div)
AVPP
(5 V/div)
VPPD1 = 0 V
0
0.2
0.4
0.6 0.8 1
1.2
t – Time – ms
1.4 1.6
1.8
Figure 10. AVPP Propagation Delay and Rise Time
With 1-µF Load, 12-V Switch
0
1
2
3
4
5
t – Time – ms
6
7
8
9
Figure 11. AVPP Propagation Delay and Fall Time
With 1-µF Load, 12-V Switch
VPPD1 = 0 V
VPPD0
(2 V/div)
VPPD0
(2 V/div)
AVPP
(5 V/div)
AVPP
(5 V/div)
VPPD1 = 0 V
0
2
4
6
8 10 12
t – Time – ms
14
16
Figure 12. AVPP Propagation Delay and Rise Time
With 150-µF Load, 12-V Switch
10
0
18
POST OFFICE BOX 655303
5
10
15 20 25 30
t – Time – ms
35
40
45
Figure 13. AVPP Propagation Delay and Fall Time
With 150-µF Load, 12-V Switch
• DALLAS, TEXAS 75265
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
ICC(5V)
ICC(3.3V)
Supply current
vs Junction temperature
14
Supply current
vs Junction temperature
15
rDS(on)
Static drain-source on-state resistance, 5-V VCC switch
vs Junction temperature
16
rDS(on)
Static drain-source on-state resistance, 3.3-V VCC switch
vs Junction temperature
17
rDS(on)
Static drain-source on-state resistance, 12-V VPP switch
vs Junction temperature
18
VO(AVCC)
VO(AVCC)
Output voltage, 5-V VCC switch
vs Output current
19
Output voltage, 3.3-V VCC switch
vs Output current
20
VO(AVPP)
IOS(AVCC)
Output voltage, 12-V VPP switch
vs Output current
21
Short-circuit current, 5-V VCC switch
vs Junction temperature
22
IOS(AVCC)
IOS(AVPP)
Short-circuit current, 3.3-V VCC switch
vs Junction temperature
23
Short-circuit current, 12-V VPP switch
vs Junction temperature
24
SUPPLY CURRENT
vs
JUNCTION TEMPERATURE
SUPPLY CURRENT
vs
JUNCTION TEMPERATURE
45
45
VO(AVCC) = 5 V
VO(AVPP) = 12 V
No Load
VO(AVCC) = 3.3 V
VO(AVPP) = 12 V
No Load
43
I CC – Supply Current – µ A
I CC – Supply Current – µ A
43
41
39
37
35
–50
41
39
37
75
100
–25
0
25
50
TJ – Junction Temperature – °C
125
35
–50
–25
0
25
50
75
100
TJ – Junction Temperature – °C
Figure 14
125
Figure 15
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
5-V VCC SWITCH
3.3-V VCC SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE
110
100
VI(5V)
VI(AVCC) = 5 V
90
80
70
60
50
40
–50
–25
75
100
0
25
50
TJ – Junction Temperature – °C
125
r
DS(on) – Static Drain-Source On-State Resistance – m Ω
r
DS(on) – Static Drain-Source On-State Resistance – mΩ
TYPICAL CHARACTERISTICS
90
VI(3.3V) = 3.3 V
VI(AVCC) = 3.3 V
80
70
60
50
40
–50
–25
12-V VPP SWITCH
5-V VCC SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
1200
5
VI(5V) = 5 V
VI(AVPP) = 12 V
–40°C
1100
4.98
1000
900
800
700
600
–50
25°C
4.96
85°C
4.94
125°C
4.92
4.9
4.88
–25
0
25
50
75
100
TJ – Junction Temperature – °C
125
0
Figure 18
12
125
Figure 17
VO(AVCC) – Output Voltage – V
r
DS(on) – Static Drain-Source On-State Resistance – mΩ
Figure 16
75
100
0
25
50
TJ – Junction Temperature – °C
0.8
0.2
0.4
0.6
IO(AVCC) – Output Current – A
Figure 19
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
TYPICAL CHARACTERISTICS
3.3-V VCC SWITCH
12-V VPP SWITCH
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
3.3
12
11.98
3.28
VO(AVPP) – Output Voltage – V
VO(AVCC) – Output Voltage – V
–40°C
25°C
3.26
85°C
3.24
125°C
3.22
–40°C
11.96
25°C
11.94
11.92
85°C
11.9
125°C
11.88
11.86
3.2
11.84
0
0.8
0.2
0.4
0.6
IO(AVCC) – Output Current – A
1
0
0.03
0.06
0.09
IO(AVPP) – Output Current – A
Figure 20
Figure 21
5-V VCC SWITCH
3.3-V VCC SWITCH
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE
1.7
I OS(AVCC)– Short-Circuit Output Current – A
I OS(AVCC)– Short-Circuit Output Current – A
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
–50
0.12
–25
75
100
0
25
50
TJ – Junction Temperature – °C
125
1.65
1.6
1.55
1.5
1.45
1.4
1.35
1.3
1.25
–50
–25
Figure 22
75
100
0
25
50
TJ – Junction Temperature – °C
125
Figure 23
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
TYPICAL CHARACTERISTICS
12-V VPP SWITCH
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE
I OS(AVPP) – Short-Circuit Output Current – A
0.28
0.26
0.24
0.22
0.2
0.18
–50
–25
75
100
0
25
50
TJ – Junction Temperature – °C
125
Figure 24
APPLICATION INFORMATION
overview
PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with
limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, GPS systems,
multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the
engineering community quickly recognized the need for a standard to ensure compatibility across platforms.
To this end, the PCMCIA (Personal Computer Memory Card International Association) was established,
comprised of members from leading computer, software, PC Card, and semiconductor manufacturers. One key
goal was to realize the plug-and-play concept, i.e. cards and hosts from different vendors should be compatible.
PC Card power specification
System compatibility also means power compatibility. The most current set of specifications (PC Card Standard)
set forth by the PCMCIA committee states that power is to be transferred between the host and the card through
eight of the 68 terminals of the PC Card connectors. This power interface consists of two VCC, two Vpp, and four
ground terminals. Multiple VCC and ground terminals minimize connector-terminal and line resistance. The two
Vpp terminals were originally specified as separate signals but are commonly tied together in the host to form
a single node to minimize voltage losses. Card primary power is supplied through the VCC terminals; flashmemory programming and erase voltage is supplied through the Vpp terminals.
14
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
APPLICATION INFORMATION
designing for voltage regulation
The current PCMCIA specification for output voltage regulation of the 5-V output is 5% (250 mV). In a typical
PC power-system design, the power supply will have an output voltage regulation (VPS(reg)) of 2% (100 mV).
Also, a voltage drop from the power supply to the PC Card will result from resistive losses (VPCB) in the PCB
traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than
1% (50 mV) of the output voltage. Therefore, the allowable voltage drop (VDS) for the TPS2211 is the PCMCIA
voltage regulation less the power supply regulation and less the PCB and connector resistive drops:
V DS
+ VOǒregǓ – VPSǒregǓ
– V PCB
Typically, this would leave 100 mV for the allowable voltage drop across the TPS2211. The voltage drop is the
output current multiplied by the switch resistance of the TPS2211. Therefore, the maximum output current that
can be delivered to the PC Card in regulation is the allowable voltage drop across the TPS2211 divided by the
output switch resistance.
I Omax
V DS
+ rDS
ǒonǓ
The AVCC outputs deliver 1 A continuous at 5 V and 3.3 V within regulation over the operating temperature
range. Using the same equations, the PCMCIA specification for output voltage regulation of the 3.3-V output
is 300 mV. Using the voltage drop percentages for power supply regulation (2%) and PCB resistive loss (1%),
the allowable voltage drop for the 3.3-V switch is 200 mV. The 12-V outputs (AVPP) of the TPS2211 can deliver
150 mA continuously.
overcurrent and overtemperature protection
PC Cards are inherently subject to damage from mishandling. Host systems require protection against
short-circuited cards that could lead to power supply or PCB trace damage. Even systems sufficiently robust
to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in
a sudden loss of system power. Most hosts include fuses for protection. The reliability of fused systems is poor
and requires troubleshooting and repair, usually by the manufacturer, when fuses are blown.
The TPS2211 uses sense FETs to check for overcurrent conditions in each of the AVCC and AVPP outputs.
Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore
voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. When an
overcurrent condition is detected, only the power output affected is limited; all other power outputs continue to
function normally. The OC indicator, normally a logic high, is a logic low when an overcurrent condition is
detected providing for initiation of system diagnostics and/or sending a warning message to the user.
During power up, the TPS2211 controls the rise time of the AVCC and AVPP outputs and limits the current into
a faulty card or connector. If a short circuit is applied after power is established (e.g., hot insertion of a bad card),
current is initially limited only by the impedance between the short and the power supply. In extreme cases, as
much as 10 A to 15 A may flow into the short before the current limiting of the TPS2211 engages. If the AVCC
or AVPP outputs are driven below ground, the TPS2211 may latch nondestructively in an off state. Cycling
power will reestablish normal operation.
Overcurrent limiting for the AVCC outputs is designed to activate if powered up into a short in the range of
1 A to 2.2 A, typically at about 1.6 A. The AVPP outputs limit from 120 mA to 400 mA, typically around 280 mA.
The protection circuitry acts by linearly limiting the current passing through the switch rather than initiating a full
shutdown of the supply. Shutdown occurs only during thermal limiting.
Thermal limiting prevents destruction of the IC from overheating if the package power dissipation ratings are
exceeded. Thermal limiting disables power output until the device has cooled.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
APPLICATION INFORMATION
12-V supply not required
Most PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which
require that power be present at all times. The TPS2211 offers considerable power savings by using an internal
charge pump to generate the required higher voltages from the 5-V input. Therefore, the external 12-V supply
can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Do not
ground the 12-V switch inputs when the 12-V input is not used. Additional power savings are realized by the
TPS2211 during a software shutdown in which quiescent current drops to a maximum of 1 µA.
3.3-V low-voltage mode
The TPS2211 will operate in a 3.3-V low-voltage mode when 3.3 V is the only available input voltage
(VI(5V) = 0). This allows host and PC Cards to be operated in low-power 3.3-volts-only modes such as sleep or
pager modes. Note that in these operation modes, the TPS2211 will derive its bias current from the 3.3-V input
pin and only 3.3 V can be delivered to the PC Card.
voltage transitioning requirement
PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase
logic speeds. The TPS2211 meets all combinations of power delivery as currently defined in the PCMCIA
standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then
polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V
compatible cards be discharged to below 0.8 V before applying 3.3-V power. This functions as a power reset
and ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge. The TPS2211 offers a
selectable VCC and Vpp ground state, in accordance with PCMCIA 3.3-V/5-V switching specifications.
output ground switches
PC Card specification requires that VCC be discharged within 100 ms. PC Card resistance can not be relied on
to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance
isolation by power-management schemes.
power-supply considerations
The TPS2211 has multiple pins for each of its 3.3-V and 5-V power inputs and for the switched AVCC outputs.
Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the
series resistance is significantly higher than that specified, resulting in increased voltage drops and lost power.
It is recommended that all input and output power pins be paralleled for optimum operation.
To increase the noise immunity of the TPS2211, the power supply inputs should be bypassed with a 1-µF
electrolytic or tantalum capacitor paralleled by a 0.047-µF to 0.1-µF ceramic capacitor. It is strongly
recommended that the switched outputs be bypassed with a 0.1-µF, or larger, ceramic capacitor; doing so
improves the immunity of the TPS2211 to electrostatic discharge (ESD). Care should be taken to minimize the
inductance of PCB traces between the TPS2211 and the load. High switching currents can produce large
negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance.
Similarly, no pin should be taken below – 0.3 V.
16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
APPLICATION INFORMATION
calculating junction temperature
The switch resistance, rDS(on), is dependent on the junction temperature, TJ, of the die and the current through
the switch. To calculate TJ, first find rDS(on) from Figures 16 through 18 using an initial temperature estimate
about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:
+ rDSǒonǓ
PD
ǒȍ
I2
Ǔ)
Next, sum the power dissipation and calculate the junction temperature:
TJ
+
PD
R qJA
T A, R qJA
+ 108°CńW
Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not
within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.
ESD protection
All TPS2211 inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-bodymodel discharge as defined in MIL-STD-883C, Method 3015. The AVCC and AVPP outputs can be exposed to
potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-µF capacitors protects the devices from discharges up to 10 kV.
TPS2211
Card B
3.3 V
3.3 V
5V
5V
12 V
3
S1
4
S2
5
S3
13
12
11
CS
51
VCC1
VCC2
S4
6
S5
9
17
S6
CS
18
10
52
Vpp1
Vpp2
See Note A
CPU
16
15
Controller
14
1
2
8
Internal
Current Monitor
SHDN
Thermal
VPPD0
VPPD1
VCCD0
VCCD1
OC
GND
7
NOTE A: MOSFET switch S6 has a back-gate diode from the source to the drain. Unused switch inputs should never be grounded.
Figure 25. Internal Switching Matrix, TPS2211 Control Logic
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
APPLICATION INFORMATION
TPS2211 control logic
AVPP
CONTROL SIGNALS
INTERNAL SWITCH SETTINGS
SHDN
VPPD0
VPPD1
S4
1
0
0
1
0
1
1
1
OUTPUT
S5
S6
AVPP
CLOSED
OPEN
OPEN
0V
OPEN
CLOSED
OPEN
AVCC†
0
OPEN
OPEN
CLOSED
VPP (12 V)
1
1
1
OPEN
OPEN
OPEN
Hi-Z
0
X
X
OPEN
OPEN
OPEN
Hi-Z
† Output depends on AVCC
AVCC
CONTROL SIGNALS
INTERNAL SWITCH SETTINGS
OUTPUT
SHDN
VCCD1
VCCD0
S1
S2
S3
AVCC
1
0
0
CLOSED
OPEN
OPEN
0V
1
0
1
OPEN
CLOSED
OPEN
3.3 V
1
1
0
OPEN
OPEN
CLOSED
5V
1
1
1
CLOSED
OPEN
OPEN
0V
0
X
X
OPEN
OPEN
OPEN
Hi-Z
12-V flash memory supply
The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as
2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower
supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 1, the only
external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter
capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in2 of PCB
space when implemented with surface-mount components. An enable input is provided to shut the converter
down and reduce the supply current to 3 µA when 12 V is not needed.
The TPS6734 is a 170-kHz current-mode PWM ( pulse-width modulation) controller with an n-channel MOSFET
power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area
needed to realize the 0.7-Ω MOSFET and improve efficiency at input voltages below 5 V. Soft start is
accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use.
For additional information, see the TPS6734 data sheet (SLVS127).
18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
TPS2211
SINGLE-SLOT PC CARD POWER INTERFACE SWITCH
FOR PARALLEL PCMCIA CONTROLLERS
SLVS156E – JULY 1997 – REVISED JANUARY 2001
APPLICATION INFORMATION
3.3 V or 5 V
R1
10 kΩ
ENABLE
(see Note A)
C1
33 µF, 20 V
TPS6734
1
VCC
EN
+
2
REF
3
SS
FB
8
7
U1
OUT
4
D1
6
5
COMP
L1
18 µH
GND
C2
0.01 µF
12 V
TPS2211
AVCC
C5
AVCC
AVCC
+
33 µF, 20 V
12V
0.1 µF
C4 0.001 µF
AVPP
0.1 µF
5V
5V
0.1 µF
1 µF
0.1 µF
1 µF
3.3 V
5V
3.3V
VCCD0
3.3V
VCCD1
VPPD0
VPPD1
OC
GND
To CPU
SHDN
NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.
Figure 26. TPS2211 With TPS6734 12-V, 120-mA Supply
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
19
PACKAGE OPTION ADDENDUM
www.ti.com
13-Aug-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS2211IDB
ACTIVE
SSOP
DB
16
80
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
PU2211
TPS2211IDBG4
ACTIVE
SSOP
DB
16
80
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
PU2211
TPS2211IDBR
ACTIVE
SSOP
DB
16
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
PU2211
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
