Order
Now
Product
Folder
Technical
Documents
Support &
Community
Tools &
Software
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
TPS2660x 60-V, 2-A Industrial eFuse With Integrated Reverse Input Polarity Protection
1 Features
3 Description
•
The TPS2660x devices are compact, feature rich high
voltage eFuses with a full suite of protection features.
The wide supply input range of 4.2 to 60 V allows
control of many popular DC bus voltages. The device
can withstand and protect the loads from positive and
negative supply voltages up to ±60 V. Integrated back
to back FETs provide reverse current blocking feature
making the device suitable for systems with output
voltage holdup requirements during power fail and
brownout conditions. Load, source and device
protection are provided with many adjustable features
including overcurrent, output slew rate and
overvoltage, undervoltage thresholds. The internal
robust protection control blocks along with the high
voltage rating of the TPS2660x helps to simplify the
system designs for Surge protection.
1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
4.2-V to 60-V Operating voltage, 62-V absolute
maximum
Integrated reverse input polarity protection down
to –60 V
– Zero additional components required
Integrated back to back MOSFETs with 150-mΩ
total RON
0.1-A to 2.23-A Adjustable current limit
(±5% accuracy at 1 A)
Functional safety capable
– Documentation available to aid functional
safety system design
Load protection during Surge (IEC 61000-4-5)
with minimum external components
IMON current indicator output (±8.5% accuracy)
Low quiescent current, 300-µA in operating, 20-µA
in shutdown
Adjustable UVLO, OVP cut off, output slew rate
control
Reverse current blocking
Fixed 38-V overvoltage clamp (TPS26602 only)
Available in easy-to-use 16-Pin HTSSOP and 24Pin VQFN packages
Selectable current-limiting fault response options
(Auto-Retry, Latch Off, Circuit Breaker Modes)
UL 2367 Recognized
– File No. 169910
– RILIM ≥ 5.36 kΩ (2.35-A maximum)
UL60950 - Safe during single point failure test
– Open/Short ILIM detection
2 Applications
•
•
•
•
•
A shutdown pin provides external control for enabling
and disabling the internal FETs as well as placing the
device in a low current shutdown mode. For system
status monitoring and downstream load control, the
device provides fault and precise current monitor
output. The MODE pin allows flexibility to configure
the device between the three current-limiting fault
responses (circuit breaker, latch off, and Auto-retry
modes).
The devices are available in a 5-mm × 4.4-mm 16-pin
HTSSOP as well as 5-mm x 4-mm 24-pin VQFN
package and are specified over a –40°C to +125°C
temperature range.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TPS26600
TPS26602
HTSSOP (16)
5.00 mm × 4.40 mm
TPS26600
TPS26601
TPS26602
VQFN (24)
5.00 mm × 4.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Programmable logic controller
Distributed Control System (DCS)
Control and automation
Redundant supply ORing
Industrial surge protection
Reverse Input Polarity Protection at –60-V Supply
Simplified Schematic
VIN: 4.2 V - 60 V
COUT
150 PŸ
UVLO
OVP
R2
VOUT
OUT
IN
CIN
R1
RFLTb
FLT
Health Monitor
TPS26600
ON/OFF Control
SHDN
dVdT
IMON
Load Monitor
MODE
ILIM
R3
RTN
CdVdT
GND
RILIM
RIMON
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
7.1
7.2
7.3
7.4
7.5
7.6
7.7
8
9
1
1
1
2
4
4
6
Absolute Maximum Ratings ...................................... 6
ESD Ratings.............................................................. 6
Recommended Operating Conditions....................... 6
Thermal Information .................................................. 6
Electrical Characteristics........................................... 7
Timing Requirements ................................................ 9
Typical Characteristics ............................................ 10
Parameter Measurement Information ................ 16
Detailed Description ............................................ 17
9.1
9.2
9.3
9.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
17
18
18
27
10 Application and Implementation........................ 28
10.1
10.2
10.3
10.4
Application Information..........................................
Typical Application ...............................................
System Examples ................................................
Do's and Don'ts .....................................................
28
28
34
37
11 Power Supply Recommendations ..................... 38
11.1 Transient Protection .............................................. 38
12 Layout................................................................... 39
12.1 Layout Guidelines ................................................. 39
12.2 Layout Example .................................................... 40
13 Device and Documentation Support ................. 42
13.1
13.2
13.3
13.4
13.5
13.6
13.7
Device Support......................................................
Documentation Support ........................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
42
42
42
42
42
42
42
14 Mechanical, Packaging, and Orderable
Information ........................................................... 42
4 Revision History
Changes from Revision F (August 2019) to Revision G
•
Page
Added Functional safety capable link to the Features section .............................................................................................. 1
Changes from Revision E (November 2017) to Revision F
Page
•
Changed Operating voltage from 55 V to 60 V and Absolute MAX from 60 V to 62 V in the Feautures section .................. 1
•
Changed the input range from 55 V to 60 V in the Description section and the Simplified Schematic ................................. 1
•
Changed Input voltage MAX from 60 V to 62 V in the Absolute Maximum Ratings table .................................................... 6
•
Changed Input voltage MAX from 55 V to 60 V in the Recommended Operating Conditions table ..................................... 6
•
Changed Operating input voltage MAX from 55 V to 60 V in the Electrical Charateristics table........................................... 7
•
Added OVPMAX to the Overvoltage Protection section in the Electrical Characteristics table ............................................... 7
•
Changed voltage range from 55 V to 60 V in the Detailed Description, Application and Implementation and Power
Supply Recommendations sections ..................................................................................................................................... 17
Changes from Revision D (April 2017) to Revision E
•
Updated FAULT Response section ....................................................................................................................................... 1
Changes from Revision C (March 2017) to Revision D
•
2
Page
Updated Pin Functions table ................................................................................................................................................. 4
Changes from Revision B (Feb 2017) to Revision C
•
Page
Page
Updated UL certification in Features section.......................................................................................................................... 1
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Changes from Revision A (Aug 2016) to Revision B
Page
•
Added RHF package ............................................................................................................................................................. 1
•
Changed "Reverse input supply current" from "52" to "66" in the Electrical Characteristics table......................................... 7
•
Changed "UVLO threshold voltage, falling" from "1.095" to "1.08" in the Electrical Characteristics table............................. 7
•
Changed "Over-voltage threshold voltage, rising" from "1.175" to "1.17" in the Electrical Characteristics table................... 7
•
Changed "Over-voltage threshold voltage, falling" from "1.095" to "1.085" in the Electrical Characteristics table ................ 7
•
Changed "Ilkg(OUT)" from "35" to "50" in the Electrical Characteristics table............................................................................ 8
•
Changed FLT input leakage current from "–100" to "–200" (MIN) and "100" to "200" (MAX) in the Electrical
Characteristics table ............................................................................................................................................................... 8
Changes from Original (July 2016) to Revision A
•
Page
Changed device status from Product Preview to Production Data ........................................................................................ 1
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
3
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
5 Device Comparison Table
Part Number
Overvoltage Protection
Over Load Fault Response with MODE = Open
TPS26600
Overvoltage cut-off, adjustable
Circuit breaker with auto-retry
TPS26601
Overvoltage cut-off, adjustable
Circuit breaker with latch
TPS26602
Overvoltage clamp, fixed (38 V)
Circuit breaker with auto-retry
6 Pin Configuration and Functions
PWP Package
16-Pin HTSSOP
Top View
13
NC
OVP
5
12
dVdT
MODE
6
11
ILIM
3RZHU3$'Œ
Integrated Circuit
Package
7
SHDN
8
RTN
10
IMON
9
GND
dVdT
4
N.C
1
19
ILIM
N.C
2
18
IMON
N.C
3
17
GND
N.C
4
16
N.C
N.C
5
15
RTN
N.C
6
14
SHDN
N.C
7
13
MODE
PowerPadTM
8
9
10
11
12
OVP
NC
N.C
FLT
N.C
14
FLT
3
UVLO
UVLO
OUT
OUT
IN
15
IN
2
20
IN
21
OUT
22
16
23
1
24
IN
OUT
RHF Package
24-Pin VQFN
Top View
Pin Functions
PIN
TYPE
DESCRIPTION
20
I/O
A capacitor from this pin to RTN sets output voltage slew rate See the Hot PlugIn and In-Rush Current Control section
14
22
O
Fault event indicator. It is an open drain output. If unused, leave floating
GND
9
17
—
Connect GND to system ground
ILIM
11
19
I/O
A resistor from this pin to RTN sets the overload and short-circuit current limit.
See the Overload and Short Circuit Protection section
IMON
10
18
O
Analog current monitor output. This pin sources a scaled down ratio of current
through the internal FET. A resistor from this pin to RTN converts current to
proportional voltage. If unused, leave it floating
1
8
2
9
6
13
4
1-7
NAME
TPS26600/1/2
HTSSOP
VQFN
dVdT
12
FLT
IN
MODE
N.C
11
13
16
Power
I
—
Power input and supply voltage of the device
Mode selection pin for over load fault response. See the Device Functional
Modes section
No connect
21
4
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Pin Functions (continued)
PIN
NAME
OUT
TPS26600/1/2
HTSSOP
VQFN
15
23
16
24
TYPE
Power
DESCRIPTION
Power output of the device
Input for setting the programmable overvoltage protection threshold (For
TPS26600/1 only). An overvoltage event turns off the internal FET and asserts
FLT to indicate the overvoltage fault. Connect OVP pin to RTN pin externally to
select the internal default threshold. For overvoltage clamp response
(TPS26602 Only) connect OVP to RTN externally
OVP
5
12
I
PowerPadTM
—
—
—
PowerPad must be connected to RTN plane on PCB using multiple vias for
enhanced thermal performance. Do not use PowerPad as the only electrical
connection to RTN
RTN
8
15
—
Reference for device internal control circuits
SHDN
7
14
I
Shutdown pin. Pulling SHDN low makes the device to enter into low power
shutdown mode. Cycling SHDN pin voltage resets the device that has latched
off due to a fault condition
UVLO
3
10
I
Input for setting the programmable undervoltage lockout threshold. An
undervoltage event turns off the internal FET and asserts FLT to indicate the
power-failure. Connect UVLO pin to RTN pin to select the internal default
threshold
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
5
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (all voltages referred to GND (unless otherwise noted)) (1)
IN , IN-OUT
IN , IN-OUT (10 ms transient), TA = 25°C
[IN, OUT, FLT, UVLO, SHDN] to RTN
Input voltage
[OVP, dVdT, ILIM, IMON, MODE] to RTN
RTN
MIN
MAX
UNIT
–60
62
V
–70
70
V
–0.3
62
V
–0.3
5
V
–60
0.3
V
10
mA
IFLT, IdVdT, ISHDN
Sink current
IdVdT, IILIM, IIMON
Source current
Internally limited
Operating junction temperature
–40
150
°C
Transient junction temperature
–65
T(TSD)
°C
Storage temperature
–65
150
°C
TJ
Tstg
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±1000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±250
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
over operating free-air temperature range (all voltages referred to GND (unless otherwise noted))
MIN
IN
UVLO, OUT, FLT
Input voltage
OVP, dVdT, ILIM, IMON, SHDN
ILIM
Resistance
IMON
IN, OUT
MAX
60
0
60
0
4
5.36
120
1
External capacitance
dVdT
NOM
–55
–dV(IN)/dt
V(IN) falling slew rate
TJ
Operating junction temperature
0.1
UNIT
V
kΩ
µF
10
nF
–40
25
20
V/µs
125
°C
7.4 Thermal Information
TPS2660
THERMAL METRIC (1)
PWP (HTSSOP)
RHF (VQFN)
UNIT
16 PINS
24 PINS
RθJA
Junction-to-ambient thermal resistance
38.6
30.2
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
22.7
20.8
°C/W
RθJB
Junction-to-board thermal resistance
18.2
7.6
°C/W
ψJT
Junction-to-top characterization parameter
0.5
0.2
°C/W
ψJB
Junction-to-board characterization parameter
18
7.6
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
1.5
1.7
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
7.5 Electrical Characteristics
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN) = 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(All voltages referenced to GND, (unless otherwise noted))
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY VOLTAGE
V(IN)
Operating input voltage
4.2
V(PORR)
Internal POR threshold, rising
3.9
4
4.1
V
V(PORHys)
Internal POR hysteresis
250
275
300
mV
190
300
390
µA
11
20
33
µA
66
µA
V
IQ(ON)
IQ(OFF)
Enabled: V(SHDN) = 2 V
Supply current
V(SHDN) = 0 V
I(VINR)
Reverse input supply current
V(IN) = –60 V, V(OUT) = 0 V
V(OVC)
Overvoltage clamp
V(IN) > 42 V, TPS26602 only
60
36
37.5
40
V(IN) rising, V(UVLO) = 0 V
14.25
14.9
15.75
V(IN) falling, V(UVLO) = 0 V
13.25
13.8
14.75
V
UNDERVOLTAGE LOCKOUT (UVLO) INPUT
V(IN_UVLO)
Factory set V(IN) undervoltage
trip level
V(SEL_UVLO)
Internal UVLO select threshold
180
200
240
V(UVLOR)
UVLO threshold voltage, rising
1.175
1.19
1.225
V(UVLOF)
UVLO threshold voltage, falling
1.08
1.1
1.125
V
I(UVLO)
UVLO input leakage current
–100
0
100
nA
2
2.7
3.4
V
0.55
0.76
0.94
V
0 V ≤ V(UVLO) ≤ 60 V
V
mV
V
LOW IQ SHUTDOWN (SHDN) INPUT
V(SHDN)
Output voltage
V(SHUTF)
SHDN threshold voltage for
low IQ shutdown, falling
I(SHDN) = 0.1 µA
I(SHDN)
Leakage current
V(SHDN) = 0.4 V
–10
µA
OVERVOLTAGE PROTECTION (OVP) INPUT
V(IN) rising, V(OVP) = 0 V
31
32.6
34
V(IN) falling, V(OVP) = 0 V
28.5
30.3
31.5
Internal OVP select threshold
180
200
240
V(OVPR)
Overvoltage threshold voltage,
rising
1.17
1.19
1.225
V(OVPF)
Overvoltage threshold, falling
1.085
1.1
1.125
V
I(OVP)
OVP input leakage current
–100
0
100
nA
OVPMAX
Maximum external OVP setting TPS26600, TPS26601 only
55
V
5.5
µA
V(IN_OVP)
Factory set V(IN) overvoltage
trip level
V(SEL_OVP)
0 V ≤ V(OVP) ≤ 4 V
V
mV
V
OUTPUT RAMP CONTROL (dVdT)
I(dVdT)
dVdT charging current
V(dVdT) = 0 V
R(dVdT)
dVdT discharging resistance
V(SHDN) = 0 V, with I(dVdT) = 10 mA
sinking
4
4.7
GAIN(dVdT)
dVdT to OUT gain
V(OUT)/V(dVdT)
23.75
24.6
R(ILIM) = 120 kΩ, V(IN) – V(OUT) = 1 V
0.085
0.1
0.115
R(ILIM) = 12 kΩ, V(IN) – V(OUT) = 1 V
0.95
1
1.05
R(ILIM) = 8 kΩ, V(IN) – V(OUT) = 1 V
1.425
1.5
1.575
2.11
2.23
2.35
14
Ω
25.5
V/V
CURRENT LIMIT PROGRAMMING (ILIM)
V(ILIM)
ILIM bias voltage
1
I(OL)
R(ILIM) = 5.36 kΩ, V(IN) – V(OUT) = 1 V
Overload current limit
A
I(OL_R-OPEN)
R(ILIM) = OPEN, open resistor current
limit (single point failure test:
UL60950)
0.055
I(OL_R-SHORT)
R(ILIM) = SHORT, shorted resistor
current limit (single point failure test:
UL60950)
0.095
I(CB)
Circuit breaker detection
threshold
V
R(ILIM) = 120 kΩ, MODE = open
0.045
0.073
0.11
R(ILIM) = 5.36 kΩ, MODE = open
2
2.21
2.4
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
A
7
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
Electrical Characteristics (continued)
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN) = 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(All voltages referenced to GND, (unless otherwise noted))
PARAMETER
TEST CONDITIONS
R(ILIM) = 120 kΩ, V(IN) – V(OUT) = 5 V
I(SCL)
Short-circuit current limit
R(ILIM) = 8 kΩ, V(IN) – V(OUT) = 5 V
R(ILIM) = 5.36 kΩ, V(IN) – V(OUT) = 5 V
I(FASTRIP)
MIN
TYP
MAX
0.08
0.1
0.12
1.425
1.5
1.575
2.11
2.23
2.35
1.87 ×
I(OL) +
0.015
Fast-trip comparator threshold
UNIT
A
A
CURRENT MONITOR OUTPUT (IMON)
GAIN(IMON)
Gain factor I(IMON):I(OUT)
0.1 A ≤ I(OUT) ≤ 2 A
72
78.28
85
140
150
160
µA/A
PASS FET OUTPUT (OUT)
0.1 A ≤ I(OUT) ≤ 2 A, TJ = 25°C
RON
IN to OUT total ON resistance
0.1 A ≤ I(OUT) ≤ 2 A, TJ = 85°C
0.1 A ≤ I(OUT) ≤ 2 A, –40°C ≤ TJ ≤
+125°C
OUT leakage current in Off
state
Ilkg(OUT)
210
80
150
mΩ
250
V(IN) = 60 V, V(SHDN)= 0 V, V(OUT) = 0
V, sourcing
12
V(IN) = 0 V, V(SHDN)= 0 V, V(OUT) = 24
V, sinking
11
V(IN) = –60 V, V(SHDN)= 0 V, V(OUT) =
0 V, sinking
50
µA
V(REVTH)
V(IN) – V(OUT) threshold for
reverse protection comparator,
falling
–15
–10
–5
mV
V(FWDTH)
V(IN) – V(OUT) threshold for
reverse protection comparator,
rising
85
96
110
mV
40
85
160
Ω
200
nA
FAULT FLAG (FLT): ACTIVE LOW
R(FLT)
FLT pull-down resistance
V(OVP) = 2 V, I(FLT) = 5 mA sinking
I(FLT)
FLT input leakage current
0 V ≤ V(FLT) ≤ 60 V
–200
THERMAL SHUT DOWN (TSD)
T(TSD)
TSD threshold, rising
T(TSDhyst)
TSD hysteresis
157
ºC
10
ºC
MODE
MODE_SEL
8
MODE = 402 kΩ to RTN
Current limiting with
latch
MODE = Open
Circuit breaker mode
with auto-retry
MODE = Open (TPS26601 only)
Circuit breaker mode
with latch
MODE = Short to RTN
Current limiting with
auto-retry
Thermal fault mode selection
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
7.6 Timing Requirements
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN) = 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(All voltages referenced to GND, (unless otherwise noted))
MIN
NOM
MAX
UNIT
IN AND UVLO INPUT
UVLO_tON(dly)
UVLO_toff(dly)
UVLO turnon delay
UVLO turnoff delay
UVLO↑ (100 mV above V(UVLOR)) to V(OUT) = 100 mV,
C(dvdt) = open
250
µs
UVLO↑ (100 mV above V(UVLOR)) to V(OUT) = 100 mV,
C(dvdt) ≥ 10 nF, [C(dvdt) in nF]
250 +
14.5 ×
C(dvdt)
µs
10
µs
250 +
14.5 ×
C(dvdt)
µs
250
µs
10
µs
200
µs
6
µs
250
ns
UVLO↓ (100 mV below V(UVLOF)) to FLT↓
SHUTDOWN CONTROL INPUT (SHDN)
SHUTDOWN exit delay
tSD(dly)
SHDN↑ to V(OUT) = 100 mV, C(dvdt) ≥ 10 nF, [C(dvdt) in nF]
SHDN↑ to V(OUT) = 100 mV, C(dvdt) = open
SHUTDOWN entry
delay
SHDN↓ (below V(SHUTF)) to FLT↓
OVER VOLTAGE PROTECTION INPUT (OVP)
OVP exit delay
OVP↓ (20 mV below V(OVPF)) to V(OUT) = 100 mV,
TPS26600 & TPS26601 only
OVP disable delay
OVP↑ (20 mV above V(OVPR)) to FLT↓, TPS26600 and
TPS26601 only
tOVP(dly)
CURRENT LIMIT
tFASTTRIP(dly)
Fast-trip comparator
delay
I(OUT) > I(FASTRIP)
REVERSE PROTECTION COMPARATOR
tREV(dly)
Reverse protection
comparator delay
tFWD(dly)
(V(IN) – V(OUT))↓ (100 mV overdrive below V(REVTH)) to
internal FET turn OFF
1.5
(V(IN) – V(OUT))↓ (10 mV overdrive below V(REVTH)) to
FLT↓
45
(V(IN) – V(OUT))↑ (10 mV overdrive above V(FWDTH)) to
FLT↑
70
µs
THERMAL SHUTDOWN
tretry
Retry delay in TSD
512
ms
OUTPUT RAMP CONTROL (dVdT)
tdVdT
Output ramp time
SHDN↑ to V(OUT) = 23.9 V, with C(dVdT) = 47 nF
10
SHDN↑ to V(OUT) = 23.9 V, with C(dVdT) = open
1.6
ms
FAULT FLAG (FLT)
tCB(dly)
FLT assertion delay in
circuit breaker mode
MODE = OPEN, delay from I(OUT) > I(OL) to FLT↓
tCBretry(dly)
Retry delay in circuit
breaker mode
tPGOODF
tPGOODR
PGOOD delay (deglitch) time
4
ms
MODE = OPEN
540
ms
Falling edge
875
Rising edge, C(dVdT) = open
Rising egde, C(dVdT) ≥ 10 nF, [C(dvdt) in nF]
1400
875 +
20 ×
C(dVdT)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
µs
9
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
7.7 Typical Characteristics
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN)= 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(Unless stated otherwise)
1.24
300
UVLO Threshold Voltage (V)
On-Resistance (m:)
250
ILOAD = 2 A
ILOAD = 1 A
ILOAD = 0.1 A
200
150
100
50
0
-50
1.18
1.16
1.14
1.12
0
50
Temperature (qC)
100
1.1
-50
150
0
D001
50
Temperature (qC)
100
150
D002
1.26
-8
V(OVPR) (V)
V(OVPF) (V)
V(REVTH) (mV)
Reverse Voltage Threshold (mV)
OVP Threshold Voltage (V)
1.2
Figure 2. UVLO Threshold Voltage vs Temperature
1.23
1.2
1.17
1.14
1.11
0
50
Temperature (qC)
100
-9.5
-10
-10.5
-11
-11.5
0
50
Temperature (qC)
100
150
D006
Figure 4. Reverse Voltage Threshold vs Temperature
34
V(FWDTH) (V)
33.5
Internal OVP Threshold (V)
98
97
96
95
94
93
92
V(IN_OVP) (V)
V(IN_OVP) (V)
33
32.5
32
31.5
31
30.5
91
90
-50
-9
D003
Figure 3. OVP Threshold Voltage vs Temperature
99
-8.5
-12
-50
150
100
V(FWDTH) (mV)
V(UVLOR) (V)
V(UVLOF) (V)
Figure 1. On-Resistance vs Temperature Across Load
Current
1.08
-50
0
50
Temperature (qC)
100
150
30
-50
D007
Figure 5. V(FWDTH) vs Temperature
10
1.22
0
50
Temperature (qC
100
150
D008
Figure 6. Internal OVP Threshold vs Temperature
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Typical Characteristics (continued)
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN)= 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(Unless stated otherwise)
15.2
40
V(UVLOR) (V)
V(UVLOF) (V)
V(OVC) (V)
Over Voltage Clamp Threshold (V)
Internal UVLO Threshold (V)
15
14.8
14.6
14.4
14.2
14
13.8
13.6
-50
0
50
Temperature (qC)
100
37
40
3.95
35
3.9
50
Temperature (qC)
V(PORR) (V)
V(PORF) (V)
3.8
3.75
3.7
100
150
D010
Figure 8. Overvoltage Clamp Threshold vs Temperature
4
3.85
0
D009
Input Supply Current (PA)
Internal POR Threshold Voltage (V)
38
36
-50
150
Figure 7. Internal UVLO Threshold vs Temperature
TA = 125qC
TA = 85qC
TA = 25qC
TA = -40qC
30
25
20
15
10
5
3.65
0
3.6
-50
0
50
Temperature (qC)
100
0
150
10
D012
20
30
40
Supply Voltage (V)
50
60
D013
Figure 10. Input Supply Current vs Supply Voltage in
Shutdown
Figure 9. Internal POR Threshold Voltage vs Temperature
450
0
400
-5
350
-10
Input Supply Current (PA)
Input Supply Current (PA)
39
300
250
200
150
TA = 125qC
TA = 85qC
TA = 25qC
TA = -40qC
100
50
5
10
15
20 25 30 35 40
Supply Voltage (V)
45
50
55
-20
-25
-30
TA = 125qC
TA = 85qC
TA = 25qC
TA = -40qC
-35
-40
0
0
-15
60
-45
-60
D014
-50
-40
-30
-20
Reverse Supply Voltage (V)
-10
0
D015
V(OUT) = 0 V
Figure 11. Input Supply Current vs Supply Voltage During
Normal Operation
Figure 12. Input Supply Current vs Reverse Supply
Voltage, – V(IN)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
11
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
Typical Characteristics (continued)
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN)= 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(Unless stated otherwise)
10
0
OVP Disable Delay (Ps)
9
OVP Disable Delay (Ps)
Output Current (PA)
-5
-10
-15
TA = 125qC
TA = 85qC
TA = 25qC
TA = -40qC
-20
-25
-60
-50
-40
-30
-20
Reverse Supply Voltage (V)
-10
8
7
6
5
4
3
2
1
0
-50
0
0
D016
50
Temperature (qC)
100
150
D017
V(OUT) = 0 V
Figure 14. OVP Disable Delay vs Temperature
Figure 13. Output Current vs Reverse Supply Voltage, – V(IN)
20
0.82
tSD(dly)
Shutdown Threshold Voltage (V)
Shutdown Entry Delay (Ps)
18
16
14
12
10
8
6
4
2
0
-50
0
50
Temperature (qC)
100
0.74
0.72
0.7
0.68
0.66
0
20
40
60
80
Temperature (qC)
100
120
140
D019
79.8
TA = -40qC
TA = 25qC
TA = 85qC
TA = 125qC
79.6
GAIN(IMON) (PA/A)
GAIN(IMON) (PA/A)
79.4
30
20
10
7
5
3
2
1
0.01 0.02
79.2
79
78.8
78.6
78.4
78.2
78
77.8
0.05
0.1 0.2 0.3 0.5
1
Output Current (A)
2
3 4 5 67 10
77.6
-40
D025
Figure 17. Current Monitor Output vs Output Current
12
-20
Figure 16. Shutdown Threshold Voltage Shutdown vs
Temperature
200
Current Monitor Output (PA)
0.76
D018
Figure 15. Shutdown Entry Delay vs Temperature
100
70
50
0.78
0.64
-40
150
V(SHUTF) (V)
0.8
Submit Documentation Feedback
-20
0
20
40
60
80
Temperature (qC)
100
120
140
D020
Figure 18. GAIN(IMON) vs Temperature
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Typical Characteristics (continued)
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN)= 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(Unless stated otherwise)
1%
1%
0.6%
0.4%
-1%
-2%
Current Limit (
Current Limit (
0.2%
0
-0.2%
-3%
-4%
-5%
-0.4%
-0.6%
-50
0
50
Temperature (qC)
100
-6%
-50
150
50
Temperature (qC)
100
150
D024
Figure 20. Current Limit (% Normalized) vs Temperature
3.2
0.11
R(ILIM) = 120 k:
R(ILIM) = 80 k:
R(ILIM) = 24 k:
2.8
R(ILIM) = 12 k:
R(ILIM) = 8 k:
R(ILIM) = 5.36 k:
0.1
2.4
2
1.6
1.2
R(ILIM) = Open
R(ILIM) = Short
0.09
Current Limit (A)
Current Limit (A)
0
D021
Figure 19. Current Limit (% Normalized) vs Temperature
0.08
0.07
0.06
0.8
0.05
0.4
0
-50
0
50
Temperature (qC)
100
0.04
-50
150
0
D004
Figure 21. Over Load Current Limit vs Temperature
50
Temperature (qC)
100
150
D005
Figure 22. Current Limit for R(ILIM) = Open and Short vs
Temperature
16
Accuracy (%) (Voltage, Temperature)
60
Accuracy (%) (Voltage, Temperature)
R(ILIM) = 120 k:
R(ILIM) = 80 k:
0
Normalized)
Normalized)
0.8%
R(ILIM)= 24 k:
R(ILIM)= 12 k:
R(ILIM)= 8 k:
R(ILIM)= 5.36 k:
50
40
30
20
10
0
14
12
10
8
6
4
0
0.5
1
1.5
Circuit Breaker Threshold (A)
2
2.5
0
D026
Figure 23. Circuit Breaker Threshold Accuracy vs Circuit
Breaker Threshold I(CB)
0.5
1
1.5
Current Limit (A)
2
2.5
D027
Figure 24. Current Limit Accuracy vs Current Limit, I(OL)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
13
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
Typical Characteristics (continued)
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN)= 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(Unless stated otherwise)
10.4
100000
UVLO_toff(dly)
Thermal Shutdown Time (ms)
UVLO Turnoff Delay (Ps)
10.2
10
9.8
9.6
9.4
9.2
TA = -40qC
TA = 25qC
TA = 85qC
TA = 105qC
TA = 125qC
10000
1000
100
10
1
9
-60
0.2
-40
-20
0
20
40
60
Temperature (qC)
80
100
120
140
1
D022
10
Power_Dissipation (W)
100
D023
Taken on 2-Layer board, 2 oz.(0.08-mm thick) with HTSSOP
device with RTN plane area: 1 cm2 (Top) and 4.6 cm2 (Bottom)
Figure 25. UVLO Turnoff Delay vs Temperature
Figure 26. Thermal Shutdown Time vs Power Dissipation
V_IN
V_OUT
FLTb
I_IN
RILIM = 5.36
kΩ
OVP
Connected
to RTN
RFLTb = 100 kΩ
RLOAD = 24 Ω
RILIM = 5.36 kΩ
Figure 27. OVP Overvoltage Cut-Off Response
RILIM = 5.36 kΩ
RFLTb = 100 kΩ
RLOAD = 24 Ω
Figure 28. OV Clamp Response (TPS26602 Only)
RILIM = 5.36 kΩ
Figure 29. Hot-Short: Fast Trip Response and Current
Regulation
14
RFLTb = 100 kΩ
Figure 30. Hot-Short: Fast Trip Response (Zoomed)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Typical Characteristics (continued)
–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN)= 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN.
(Unless stated otherwise)
RILIM = 5.36 kΩ
RFLTb = 100 kΩ
RLOAD = 24 Ω
RILIM = 5.36 kΩ
Figure 31. Turnon Control With SHDN
RFLTb = 100 kΩ
RLOAD = 24 Ω
Figure 32. Turnoff Control With SHDN
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
15
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
8 Parameter Measurement Information
V(OUT)
VUVLO
V(UVLOF)-0.1 V
0.1 V
VUVLO
FLT
V(UVLOR)+0.1V
0
10%
time
0
time
UVLO_tON(dly)
UVLO_toff(dly)
-20 mV
V(IN) -V(OUT)
110 mV
V(IN) -V(OUT)
FLT
90%
FLT
10%
0
time
tREV(dly)
I(FASTRIP)
0
tFWD(dly)
time
V(OVPR)+0.1V
V(OVP)
I(SCL)
I(OUT)
FLT
10%
0
time
tFASTRIP(dly)
0
tOVP(dly)
time
Figure 33. Timing Waveforms
16
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
9 Detailed Description
9.1 Overview
The TPS2660x is a family of high voltage industrial eFuses with integrated back-to-back MOSFETs and
enhanced built-in protection circuitry. It provides robust protection for all systems and applications powered from
4.2 V to 60 V. The device can withstand ±60 V positive and negative supply voltages without damage. For hotpluggable boards, the device provides hot-swap power management with in-rush current control and
programmable output voltage slew rate features. Load, source and device protections are provided with many
programmable features including overcurrent, overvoltage, undervoltage. The precision overcurrent limit (±5% at
1 A) helps to minimize over design of the input power supply, while the fast response short circuit protection 250
ns (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.
The internal robust protection control blocks of the TPS2660x along with its ±60 V rating helps to simplify the
system designs for the surge compliance ensuring complete protection of the load and the device.
The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault
signal for the downstream system. The TPS2660x monitor functions threshold accuracy of ±3% ensures tight
supervision of the supply bus, eliminating the need for a separate supply voltage supervisor chip.
The device monitors V(IN) and V(OUT) to provide true reverse current blocking when a reverse condition or input
power failure condition is detected. The TPS2660x is also designed to control redundant power supply systems.
A pair of TPS2660x devices can be configured for Active ORing between the main power supply and the
auxiliary power supply, (see the System Examples section).
Additional features of the TPS2660x include:
• Current monitor output for health monitoring of the system
• Electronic circuit breaker operation with overload timeout using MODE pin
• A choice of latch off or automatic restart mode response during current limit fault using MODE pin
• Over temperature protection to safely shutdown in the event of an overcurrent event
• De-glitched fault reporting for brown-out and overvoltage faults
• Look ahead overload current fault indication (see the Look Ahead Overload Current Fault Indicator section)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
17
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
9.2 Functional Block Diagram
OUT
IN
150PŸ
+
-10mV
PORb
Charge
Pump
+100mV
4V
3.72V
+
+
Current
Sense
CP
X78.2µ
UVLOb
x
1.19V
REVERSE
1.1V
VSEL_UVLO
x
SWEN
+
Gate Control Logic
IMON
UVLO
Thermal
Shutdown
+
Current Limit Amp
TSD
Fast-Trip Comp
(Threshold=1.8xIOL)
OVP
1.19V
1.1V
1V
OLR
SHDNb
VSEL_OVP
Over Voltage clamp detect
(TPS26602 Only)
+
ILIM
OVP
Short detect
Ramp Control
24.6x
SWEN
Avdd
I(LOAD) • ,(CB)
OLR
4msec
timer
5uA
FLT
* Only for Latch Mode
Timeout
S
SET
85Ÿ
Q
dVdT
UVLOb
14Ÿ
R
PORb
TSD
PORb
CLR
Q
1.4 msec
Fault Latch
875 µs
Avdd
RTN
SHDNb
OLR
Gate Enhanced (tPGOOD)
400NŸ
Avdd
Overload fault response
select detection
0.76V
SHDNb
+
Reverse Input Polarity
Protection circuit
GND
RTN
TPS2660x
SHDN
MODE
9.3 Feature Description
9.3.1 Undervoltage Lockout (UVLO)
Undervoltage comparator input. When the voltage at UVLO pin falls below V(UVLOF) during input power fail or
input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a
hysteresis of 90 mV. To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO
terminal to RTN as shown in Figure 34.
18
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Feature Description (continued)
V(IN)
IN
TPS26600/1
R1
UVLO
+
UVLOb
1.19 V
R2
1.1 V
OVP
+
OVP
1.19 V
R3
RTN
1.1 V
GND
Figure 34. UVLO and OVP Thresholds Set by R1, R2 and R3
The TPS2660x also features a factory set 15-V input supply undervoltage lockout V(IN_UVLO) threshold with 1 V
hysteresis. This feature can be enabled by connecting the UVLO terminal directly to the RTN terminal. If the
Under-Voltage Lock-Out function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO
terminal must not be left floating.
The device also implements an internal power ON reset (POR) function on the IN terminal. The device disables
the internal circuitry when the IN terminal voltage falls below internal POR threshold V(PORF). The internal POR
threshold has a hysteresis of 275 mV.
9.3.2 Overvoltage Protection (OVP)
The TPS2660x incorporate circuitry to protect the system during overvoltage conditions. The TPS26600 and
TPS26601 feature overvoltage cut off functionality. A voltage more than V(OVPR) on OVP pin turns off the internal
FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from
IN supply to OVP terminal to RTN as shown in Figure 34. The TPS26600 and TPS26601 also feature a factory
set 33-V Input overvoltage cut off V(IN_OVP) threshold with a 2-V hysteresis. This feature can be enabled by
connecting the OVP terminal directly to the RTN terminal. Figure 27 illustrates the overvoltage cut-off
functionality.
The TPS26602 features an internally fixed 38 V overvoltage clamp (VOVC) functionality. The OVP terminal of the
TPS26602 must be connected to the RTN terminal directly. The TPS26602 clamps the output voltage to VOVC,
when the input voltage exceeds 38 V. During the output voltage clamp operation, the power dissipation in the
internal MOSFET is PD = (VIN – VOVC) × IOUT. Excess power dissipation for prolonged period can make the
device to enter into thermal shutdown. Figure 28 illustrates the overvoltage clamp functionality.
9.3.3 Reverse Input Supply Protection
To protect the electronic systems from reverse input supply due to miswiring, often a power component like a
schottky diode is added in series with the supply line as shown in Figure 35. These additional discretes result in
a lossy and bulky protection solution. The TPS2660x devices feature fully integrated reverse input supply
protection and does not need an additional diode. These devices can withstand –60 V reverse voltage without
damage. Figure 36 illustrates the reverse input polarity protection functionality.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
19
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
Feature Description (continued)
INPUT
OUTPUT
INPUT
OUTPUT
TPS2660x
eFuse
Hot-Swap Controller
GND
GND
Copyright © 2016, Texas Instruments Incorporated
Figure 35. Reverse Input Supply Protection Circuits - Discrete vs TPS2660x
Figure 36. Reverse Input Supply Protection at –60 V
9.3.4 Hot Plug-In and In-Rush Current Control
The devices are designed to control the in-rush current upon insertion of a card into a live backplane or other
"hot" power source. This limits the voltage sag on the backplane’s supply voltage and prevents unintended resets
of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An
external capacitor connected from the dVdT pin to RTN defines the slew rate of the output voltage at power-on
as shown in Figure 37 and Figure 38.
TPS2660x
4V
5 µA
dVdT
14 Ÿ
C(dVdT)
SWENb
RTN
GND
Figure 37. Output Ramp Up Time tdVdT is Set by C(dVdT)
20
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Feature Description (continued)
The dVdT pin can be left floating to obtain a predetermined slew rate (tdVdT) on the output. When the terminal is
left floating, the devices set an internal output voltage ramp rate of 23.9 V/1.6 ms. A capacitor can be connected
from dVdT pin to RTN to program the output voltage slew rate slower than 23.9 V/1.6 ms. Use Equation 1 and
Equation 2 to calculate the external C(dVdT) capacitance.
Equation 1 governs slew rate at start-up.
æ C(dVdT ) ö æ dV(OUT ) ö
÷´ç
I(dVdT) = ç
÷
ç Gain(dVdT ) ÷ ç dt ÷
ø
è
ø è
where
•
I(dVdT) = 4.7 µA (typical)
dV
•
•
OUT
dt
Gain(dVdT) = dVdT to VOUT gain = 24.6
(1)
The total ramp time (tdVdT) of V(OUT) for 0 to V(IN) can be calculated using Equation 2.
tdVdT = 8 × 103 × V(IN) × C(dVdT)
(2)
VIN
CdVdT = 22 nF
COUT = 47 µF
RILIM = 5.36 kΩ
Figure 38. Hot Plug-In and In-Rush Current Control at 24-V Input
9.3.5 Overload and Short Circuit Protection
The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current
is monitored during start-up and normal operation.
9.3.5.1 Overload Protection
The device offers following choices for the overload protection fault response:
• Active current limiting (Auto-retry/Latch-off modes)
• Electronic Circuit Breaker with overload timeout (Auto-retry/Latch-off modes)
See the configurations in Table 1 to select a specific overload fault response.
Table 1. Overload Fault Response Configuration Table
MODE Pin Configuration
Open
Overload Protection Type
Device
Electronic circuit breaker with auto-retry
TPS26600, TPS26602
Electronic circuit breaker with latch-off
TPS26601
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
21
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
Feature Description (continued)
Table 1. Overload Fault Response Configuration Table (continued)
MODE Pin Configuration
Overload Protection Type
Device
Shorted to RTN
Active current limiting with auto-retry
TPS26600, TPS26601,
TPS26602
A 402-kΩ resistor across MODE
pin to RTN pin
Active current limiting with latch-off
TPS26600, TPS26601,
TPS26602
9.3.5.1.1 Active Current Limiting
When the active current limiting mode is selected, during overload events, the device continuously regulates the
load current to the overcurrent limit I(OL) programmed by the R(ILIM) resistor as shown in Equation 3.
12
IOL
R ILIM
where
•
•
I(OL) is the overload current limit in Ampere
R(ILIM) is the current limit resistor in kΩ
(3)
During an overload condition, the internal current-limit amplifier regulates the output current to I(LIM). The FLT
signal assert after a delay of 875 µs.The output voltage droops during the current regulation, resulting in
increased power dissipation in the device. If the device junction temperature reaches the thermal shutdown
threshold (T(TSD)), the internal FET is turn off. The device configured in latch-off mode stays latched off until it is
reset by either of the following conditions:
• Cycling V(IN) below V(PORF)
• Toggling SHDN
Whereas the device configured in auto-retry mode, commences an auto-retry cycle 512 ms after TJ < [T(TSD) –
10°C]. The FLT signal remains asserted until the fault condition is removed and the device resumes normal
operation. Figure 39 and Figure 40 illustrates behavior of the system during current limiting with auto-retry
functionality.
IMON
V_OUT
FLTb
I_IN
Load transition from 22 Ω to
12 Ω
RILIM = 8 kΩ
MODE pin connected to RTN
RILIM = 5.36 kΩ
Figure 40. Response During Coming Out of Overload Fault
Figure 39. Auto-Retry MODE Fault Behavior
9.3.5.1.2 Electronic Circuit Breaker with Overload Timeout, MODE = OPEN
In this mode, during overload events, the device allows the overload current to flow through the device until
I(LOAD) < I(FASTRIP). The circuit breaker threshold I(CB) can be programmed using the R(ILIM) resistor as shown in
Equation 4.
22
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
12
R ILIM
I(CB)
0.03A
where
•
•
I(CB) is circuit breaker current threshold in Ampere
R(ILIM) is the current limit resistor in kΩ
(4)
An internal timer starts when I(CB) < ILOAD < IFASTRIP, and when the timer exceeds tCB(dly), the device turns OFF the
internal FET and FLT is asserted. Once the internal FET is turned off, the device configured in latch-off mode
stays latched off, until it is reset by either of the following conditions:
• Cycling V(IN) falling below V(PORF)
• Toggling SHDN
whereas the device configured in auto-retry mode, commences an auto-retry cycle after 540 ms. The FLT signal
remains asserted until the fault condition is removed and the device resumes normal operation. Figure 41 and
Figure 42 illustrate behavior of the system during electronic circuit breaker with auto-retry functionality.
IMON
V_OUT
FLTb
I_IN
MODE left floating
RILIM = 8 kΩ
Load Transition from 22 Ω to 12 Ω
Figure 41. Circuit Breaker Functionality
Load Transition from 22 Ω to 12 Ω , RILIM = 8 kΩ
Figure 42. Zoomed at the Instance of Load Step
9.3.5.2 Short Circuit Protection
During a transient output short circuit event, the current through the device increases very rapidly. As the currentlimit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip
comparator, with a threshold I(FASTRIP). The fast-trip comparator turns off the internal FET within 250 ns (typical),
when the current through the FET exceeds I(FASTRIP) (I(OUT) > I(FASTRIP)), and terminates the rapid short-circuit
peak current. The fast-trip threshold is internally set to 87% higher than the programmed overload current limit
(I(FASTRIP) = 1.87 × I(OL) + 0.015). The fast-trip circuit holds the internal FET off for only a few microseconds, after
which the device turns back on slowly, allowing the current-limit loop to regulate the output current to I(OL). Then,
device behaves similar to overload condition. Figure 43 and Figure 44 illustrate the behavior of the system when
the current exceeds the fast-trip threshold.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
23
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
VIN = 24 V, RILIM = 5.36 kΩ
Figure 43. Output Hot Short Functionality at 24-V Input
Figure 44. Zoomed at the Instance of Output Short
9.3.5.2.1 Start-Up With Short-Circuit On Output
When the device is started with short-circuit on the output, it limits the load current to the current limit I(OL) and
behaves similar to the overload condition. Figure 45 illustrates the behavior of the device in this condition. This
feature helps in quick isolation of the fault and hence ensures stability of the DC bus.
V_IN
V_OUT
FLTb
I_IN
MODE pin connected to RTN
VIN = 24 V RILIM = 5.36 kΩ
Figure 45. Start-Up With Short on Output
9.3.5.3 FAULT Response
The FLT open-drain output asserts (active low) under following conditions:
• Fault events such as undervoltage, overvoltage, over load, reverse current and thermal shutdown conditions
• When the device enters low current shutdown mode when SHDN is pulled low
• During start-up when the internal FET GATE is not fully enhanced
The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions
without the need for an external circuitry.
The FLT signal can also be used as Power Good indicator to the downstream loads like DC-DC converters. An
internal Power Good (PGOOD) signal is OR'd with the fault logic. During start-up, when the device is operating in
dVdT mode, PGOOD and FLT remains low and is de-asserted after the dVdT mode is completed and the
internal FET is fully enhanced. The PGOOD signal has deglitch time incorporated to ensure that internal FET is
fully enhanced before heavy load is applied by the downstream converters. Rising deglitch delay is determined
by tPGOOD(degl) = Maximum {(875 + 20 × C(dVdT)), tPGOODR}, where C(dVdT) is in nF and tPGOOD(degl) is in µs. FLT can
be left open or connected to RTN when not used. V(IN) falling below V(PORF) = 3.72 V resets FLT.
24
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
In case of reverse input polarity fault, care should be taken while interfacing FLT pin to the downstream I/O.
Refer to the application report, Fault Handling Using TPS2660 eFuse for further information.
9.3.5.3.1 Look Ahead Overload Current Fault Indicator
With the device configured in current limit operation and when the overload condition exists for more than
tPGOODF, 875 µs (typical), the FLT asserts to warn of impending turnoff of the internal FETs due to the
subsequent thermal shutdown event. Figure 46 and Figure 47 depict this behavior. The FLT signal remains
asserted until the fault condition is removed and the device resumes normal operation.
RILIM = 12 kΩ
MODE pin connected
to RTN
Load transient event
from 37 Ω to 15 Ω
Figure 46. Look Ahead Overload Current Fault Indication
RILIM = 12 kΩ
MODE pin connected
to RTN
Load transient event
from 37 Ω to 15 Ω
Figure 47. Output Turnoff Due to Thermal Shutdown With
FLT Asserted in Advance
9.3.5.4 Current Monitoring
The current source at IMON terminal is internally configured to be proportional to the current flowing from IN to
OUT. This current can be converted into a voltage using a resistor R(IMON) from IMON terminal to RTN terminal.
The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage
range (V(IMONmax)) for monitoring the current is limited to minimum of ([V(IN) – 1.5 V, 4 V]) to ensure linear output.
This puts a limitation on maximum value of R(IMON) resistor and is determined by Equation 5.
R
IMONmax
Min [(V(IN) - 1.5), 4 V]
1.8 u I LIM u GAIN IMON
(5)
The output voltage at IMON terminal is calculated using Equation 6 and Equation 7.
For IOUT > 50 mA,
V
IMON
>I OUT
u GAIN
IMON
@ u R IMON
Where,
•
•
•
GAIN(IMON) is the gain factor I(IMON):I(OUT) = 78.4 μA/A (Typical)
I(OUT) is the load current
I(MON_OS) = 2 µA (Typical)
(6)
For IOUT < 50 mA (typical), use Equation 7.
V
IMON
(I(IMON _ OS)) u R(IMON)
(7)
This pin must not have a bypass capacitor to avoid delay in the current monitoring information.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
25
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
In case of reverse input polarity fault, an external 100-kΩ resistor is recommended between IMON pin and ADC
input to limit the current through the ESD protection structures of the ADC.
9.3.5.5 IN, OUT, RTN, and GND Pins
The device has two pins for input (IN) and output (OUT). All IN pins must be connected together and to the
power source. A ceramic bypass capacitor close to the device from IN to GND is recommended to alleviate bus
transients. The recommended input operating voltage range is 4.2 to 60 V. Similarly all OUT pins must be
connected together and to the load. V(OUT), in the ON condition, is calculated using Equation 8.
V
OUT
V
IN
RON u I
OUT
Where,
•
RON is the total ON resistance of the internal FETs.
(8)
GND pin must be connected to the system ground. RTN is the device ground reference for all the internal control
blocks. Connect the TPS2660x support components: R(ILIM), C(dVdT), R(IMON), R(MODE) and resistors for UVLO and
OVP with respect to the RTN pin. Internally, the device has reverse input polarity protection block between RTN
and the GND terminal. Connecting RTN pin to GND pin disables the reverse input polarity protection feature and
the TPS2660x gets permanently damaged when operated under this fault event.
9.3.5.6 Thermal Shutdown
The device has a built-in overtemperature shutdown circuitry designed to protect the internal FETs, if the junction
temperature exceeds T(TSD). After the thermal shutdown event, depending upon the mode of fault response, the
device either latches off or commences an auto-retry cycle 512 ms after TJ < [T(TSD) – 10°C]. During the thermal
shutdown, the fault pin FLT pulls low to indicate a fault condition.
9.3.5.7 Low Current Shutdown Control (SHDN)
The internal FETs and hence the load current can be switched off by pulling the SHDN pin below 0.76 V
threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device as shown in
Figure 48 and Figure 49. The device quiescent current reduces to 20 μA (typical) in shutdown state. To assert
SHDN low, the pull down must sink at least 10 µA at 400 mV. To enable the device, SHDN must be pulled up to
atleast 1 V. Once the device is enabled, the internal FETs turnon with dVdT mode.
AVdd
TPS2660x
Rpu
from µC GPIO
SHDN
+
SHDNb
0.76V
GND
OFF ON
Figure 48. Shutdown Control
26
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
ON OFF
AVdd
TPS2660x
Rpu
SHDN
a
C
k
E
Opto Isolator
+
SHDNb
0.76V
GND
Figure 49. Opto-Isolator Shutdown Control
9.4 Device Functional Modes
The TPS26600, TPS26601 and TPS26602 respond differently to overload and short circuit conditions. The
operational differences are explained in Table 2.
Table 2. Device Operational Differences Under Different MODE Configurations
MODE Pin Configuration
MODE Connected to RTN
A 402-kΩ Resistor Connected
(Current Limit With Auto-Retry) between MODE and RTN Pins
(Current Limit With Latchoff)
Start-up
MODE Pin = Open (Circuit
Breaker with Auto-Retry TPS26600 and TPS26602),
(Circuit Breaker With Latch TPS26601 Only)
Inrush current controlled by dVdT
Inrush limited to I(OL) level as set
by R(ILIM)
Inrush limited to I(OL) level as set
by R(ILIM)
Inrush limited to I(OL) level as set
by R(ILIM)
Fault timer runs when current is
limited to I(OL)
Fault timer expires after tCB(dly)
causing the FETs to turnoff
Overcurrent response
If TJ > T(TSD), device turns off
If TJ > T(TSD), device turns off
Device turns off if TJ > T(TSD)
before timer expires
Current is limited to I(OL) level as
set by R(ILIM)
Current is limited to I(OL) level as
set by R(ILIM)
Current is allowed through the
device if I(LOAD) < I(FASTTRIP)
Power dissipation increases as
V(IN) – V(OUT) increases
Power dissipation increases as
V(IN) – V(OUT) increases
Fault timer runs when the current
increases above I(OL)
Fault timer expires after tCB(dly)
causing the FETs to turnoff
Device turns off when TJ > T(TSD)
Device turns off when TJ > T(TSD)
Device turns off if TJ > T(TSD)
before timer expires
Device attempts restart 540 ms
after TJ < [T(TSD) – 10°C]
Device remains off
TPS26600 and TPS26602
attempt restart 540 ms after TJ <
[T(TSD) – 10°C]. TPS26601
remains off
Short-circuit response
Fast turnoff when I(LOAD) > I(FASTRIP)
Quick restart and current limited to I(OL), follows standard start-up
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
27
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
The TPS2660x is an industrial eFuse, typically used for Hot-Swap and Power rail protection applications. It
operates from 4.2 V to 60 V with programmable current limit, overvoltage, undervoltage and reverse polarity
protections. The device aids in controlling in-rush current and provides robust protection against reverse current
and filed miss-wiring conditions for systems such as PLCs, Industrial PCs, Control and Automation and Sensors.
The device also provides robust protection for multiple faults on the system rail.
The Detailed Design Procedure section can be used to select component values for the device.
Alternatively, the WEBENCH® software may be used to generate a complete design. The WEBENCH® software
uses an iterative design procedure and accesses a comprehensive database of components when generating a
design. Additionally, a spreadsheet design tool TPS2660x Design Calculator is available in the web product
folder.
10.2 Typical Application
IN: 18 V-30 V
CIN
1 µF
R1
715 k
150 PŸ
UVLO
OVP
R2
20 k
FLT
RTN
Health Monitor
ON/OFF Control
SHDN
dVdT
CdVdT
2.2 µF
COUT
2.2 mF
RFLTb
100 k
TPS26600
IMON
MODE
R3
30.1 k
OUT
OUT
IN
Load Monitor
ILIM
GND
RILIM
11.8 k
RIMON
33.2 k
Figure 50. 24-V, 1-A eFuse Input Protection Circuit for Industrial PLC CPU
10.2.1 Design Requirements
Table 3 shows the Design Requirements for TPS2660x.
Table 3. Design Requirements
DESIGN PARAMETER
EXAMPLE VALUE
V(IN)
Typical input voltage
24 V
V(UV)
Undervoltage lockout set point
18 V
V(OV)
Overvoltage cutoff set point
30 V
RL(SU)
Load during start-up
48 Ω
I(LIM)
Current limit
C(OUT)
Load capacitance
TA
Maximum ambient temperature
28
1A
2200 µF
85°C
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
10.2.2 Detailed Design Procedure
10.2.2.1 Step by Step Design Procedure
To
•
•
•
•
•
begin the design process, the designer needs to know the following parameters:
Input operating voltage range
Maximum output capacitance
Maximum current limit
Load during start-up
Maximum ambient temperature
This design procedure below seeks to control junction temperature of the device in both steady state and
start-up conditions by proper selection of the output ramp-up time and associated support components. The
designer can adjust this procedure to fit the application and design criteria.
10.2.2.2 Programming the Current-Limit Threshold—R(ILIM) Selection
The R(ILIM) resistor at the ILIM pin sets the over load current limit, this can be set using Equation 9.
12
ILIM
R(ILIM)
12k:
where
•
ILIM = 1A
(9)
Choose the closest standard 1% resistor value : R(ILIM) = 11.8 kΩ
10.2.2.3 Undervoltage Lockout and Overvoltage Set Point
The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider
network of R1, R2 and R3 connected between IN, UVLO, OVP and RTN pins of the device. The values required
for setting the undervoltage and overvoltage are calculated by solving Equation 10 and Equation 11.
V(OVPR)
V (UVLOR)
R3
u V(OV)
R 2 R3
(10)
R 2 R3
u V (UV)
R1 R 2 R3
(11)
R1
For minimizing the input current drawn from the power supply {I(R123) = V(IN)/(R1+R2+R3)}, it is recommended to
use higher value resistance for R1, R2 and R3.
However, the leakage current due to external active components connected at resistor string can add error to
these calculations. So, the resistor string current, I(R123) must be chosen to be 20x greater than the leakage
current of UVLO and OVP pins.
From the device electrical specifications, V(OVPR) = 1.19 V and V(UVLOR) = 1.19 V. From the design requirements,
V(OV) is 30 V and V(UV) is 18 V. To solve the equation, first choose the value of R3 = 30.1 kΩ and use
Equation 10 to solve for (R1 + R2) = 728.7 kΩ. Use Equation 11 and value of (R1 + R2) to solve for R2 = 20.05 kΩ
and finally R1= 708.6 kΩ.
Choose the closest standard 1% resistor values: R1 = 715 kΩ, R2 = 20 kΩ, and R3 = 30.1 kΩ.
The UVLO and the OVP pins can also be connected to the RTN pin to enable the internal default V(OV) = 33 V
and V(UV) = 15 V.
The power failure is detected on falling edge of the supply. This threshold voltage is 7.5% lower than the rising
threshold, V(UV). The voltage at which the device detects power fail can be calculated using Equation 12.
V(PFAIL)
0.925 u V(UV)
(12)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
29
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
10.2.2.4 Programming Current Monitoring Resistor—RIMON
The voltage at IMON pin V(IMON) represents the voltage proportional to the load current. This can be connected to
an ADC of the downstream system for health monitoring of the system. The R(IMON) must be configured based on
the maximum input voltage range of the ADC used. R(IMON) is set using Equation 13.
R(IMON)
V (IMON max)
I(LIM) u 75 u 10
6
(13)
For I(LIM) = 1 A, and considering the operating voltage range of ADC from 0 V to 2.5 V, V(IMONmax) is 2.5 V and
R(IMON) is determined by Equation 14.
R(IMON)
2.5
1u 75 u 10
6
33.3k:
(14)
Selecting the R(IMON) value less than determined ensures that ADC limits are not exceeded for maximum value of
the load current. Choose the closest standard 1% resistor value : R(IMON) = 33.2 kΩ.
If current monitoring up to I(FASTRIP) is desired, R(IMON) can be reduced by a factor of 1.8 as shown Equation 5.
10.2.2.5 Setting Output Voltage Ramp Time—(tdVdT)
For a successful design, the junction temperature of the device must be kept below the absolute-maximum rating
during dynamic (start-up) and steady state conditions. The dynamic power dissipation is often an order
magnitude greater than the steady state power dissipation. It is important to determine the right start-up time and
the in-rush current limit for the system to avoid thermal shutdown during start-up with and without load.
The ramp-up capacitor C(dVdT) is calculated considering the two possible cases:
10.2.2.5.1 Case 1: Start-Up Without Load—Only Output Capacitance C(OUT) Draws Current During Start-Up
During start-up, as the output capacitor charges, the voltage difference across the internal FET decreases, and
the power dissipation decreases. Typical ramp-up of the output voltage, inrush current and instantaneous power
dissipated in the device during start-up are shown in Figure 51. The average power dissipated in the device
during start-up is equal to the area of triangular plot (red curve in Figure 52) averaged over tdVdT.
Input Current (A), Power Dissipation (W)
2.5
30
Input Current (A)
Power DIssipation (W)
Output Voltage (V)
2
1.5
18
1
12
0.5
6
0
0
VIN = 24 V
CdVdT = 2.2 µF
COUT = 2.2 mF
24
20
VIN = 24 V
Figure 51. Start-Up Without Load
40
60
Start-Up Time ( )
CdVdT = 2.2 µF
80
0
100
D050
COUT = 2.2 mF
Figure 52. PD(INRUSH) Due to Inrush Current
The inrush current is determined as shown in Equation 15.
I
Cu
dV
t I(INRUSH)
dT
C(OUT) u
V (IN)
tdVdT
(15)
Average power dissipated during start-up is given by Equation 16.
30
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
PD(INRUSH)
0.5 u V(IN) u I(INRUSH)
(16)
Equation 16 assumes that the load does not draw any current until the output voltage reaches its final value.
10.2.2.5.2 Case 2: Start-Up With Load—Output Capacitance C(OUT) and Load Draws Current During Start-Up
When the load draws current during the turnon sequence, additional power is dissipated in the device.
Considering a resistive load RL(SU) during start-up, typical ramp-up of output voltage, load current and the
instantaneous power dissipation in the device are shown in Figure 53. Instantaneous power dissipation with
respect to time is plotted in Figure 54. The additional power dissipation during start-up is calculated using
Equation 17.
Input Current (A), Power Dissipation (W)
6
36
Input Current (A)
Power Dissipation (W)
5.5
5
RL(SU) = 48 Ω
COUT = 2.2 mF
27
4
24
3.5
21
3
18
2.5
15
2
12
1.5
9
1
6
0.5
3
0
0
100
20
40
60
Start-Up Time ( )
VIN = 24 V
CdVdT = 2.2 µF
Figure 53. Start-Up With Load
33
30
4.5
0
VIN = 24 V
CdVdT = 2.2 µF
Output Voltage (V)
80
D051
RL(SU) = 48 Ω
COUT = 2.2 mF
Figure 54. PD(INRUSH) Due to Inrush and Load Current
1 V (IN)2
u
6 RL(SU)
PD(LOAD)
(17)
Total power dissipated in the device during start-up is given by Equation 18.
PD(STARTUP)
PD(INRUSH) PD(LOAD)
(18)
Total current during start-up is given by Equation 19.
I(STARTUP)
I(INRUSH) IL(t)
(19)
For the design example under discussion,
Select the inrush current I(INRUSH) = 0.1 A and calculate tdVdT using Equation 20.
t(dVdT)
2.2m u
24
0.528s
0.1
(20)
For a given start-up time, CdVdT capacitance value is calculated using Equation 21.
C(dVdT)
t(dVdT)
8 u 103 u V (IN)
2.7PF
where
•
•
t(dVdT) = 0.528 s
V(IN) = 24 V
(21)
Choose the closest standard value: 2.2-µF/16-V capacitor.
The inrush power dissipation is calculated, using Equation 22.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
31
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
PD(INRUSH)
0.5 u V (IN) u I(INRUSH)
www.ti.com
1.2W
where
•
•
V(IN) = 24 V
I(INRUSH) = 0.1 A
(22)
Considering the start-up with 48-Ω load, the additional power dissipation, is calculated using Equation 23.
PD(LOAD)
1 V (IN)2
( )u
6 RL(SU)
2W
where
•
•
V(IN) = 24 V
RL(SU) = 48 Ω
(23)
The total device power dissipation during start-up is given by Equation 24.
PD(STARTUP)
PD(INRUSH) PD(LOAD)
3.2W
where
•
•
PD(INRUSH) = 1.2 W
PD(LOAD) = 2 W
(24)
The power dissipation with or without load, for a selected start-up time must not exceed the thermal shutdown
limits as shown in Figure 55.
From the thermal shutdown limit graph, at TA = 85°C, thermal shutdown time for 3.2 W is close to 28000 ms. It is
safe to have a minimum 30% margin to allow for variation of the system parameters such as load, component
tolerance, input voltage and layout. Selected 2.2-µF CdVdT capacitor and 528-ms start-up time (tdVdT) are within
limit for successful start-up with 48-Ω load.
Higher value C(dVdT) capacitor can be selected to further reduce the power dissipation during start-up.
Thermal Shutdown Time (ms)
10000
TA = -40qC
TA = 25qC
TA = 85qC
TA = 105qC
TA = 125qC
1000
100
10
1
0.1
1
10
Power Dissipation (W)
100
D052
Figure 55. Thermal Shutdown Time vs Power Dissipation
10.2.2.5.3 Support Component Selections—RFLTb and C(IN)
The RFLTb serves as pull-up for the open-drain fault output. The current sink by this pin must not exceed 10 mA
(see the Absolute Maximum Ratings table). Typical resistance value in the range of 10 kΩ to 100 kΩ is
recommended for RFLTb. The CIN is a local bypass capacitor to suppress noise at the input. Typical capacitance
value in the range of 0.1 µF to 1 µF is recommended for C(IN).
32
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
10.2.3 Application Curves
V_IN
V_OUT
FLTb
I_IN
Figure 57. Start-Up With VIN—No Load
Figure 56. Start-Up With VIN—48-Ω Load
V_IN
SHDNb
V_OUT
I_IN
Figure 58. Power Fail With 24-Ω Load—Supports 1-A Load
for 10-ms Power Fail
Figure 59. Start-Up With Shutdown Pin—48-Ω Load
Figure 60. Power Down With Shutdown Pin—48-Ω Load
Figure 61. Over Load Response—Load Stepped from
100-Ω to 18-Ω Load
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
33
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
VIN
VOUT
I_IN
Figure 62. Turnon With Short Circuit on Output
Figure 63. Reverse Polarity Protection
10.3 System Examples
10.3.1 Acive ORing Operation
IN1: 4.2 V - 60 V
IN
OUT
CIN
R1
150 m
UVLO
R2
OVP
MODE
dVdT
R3
RTN
Concept
Common Bus
FLT
TPS26600
SHDN
IMON
OUT
ILIM
COUT
GND
RILIM
CdVdT
SYSTEM
LOAD
Hot-Swap
IN2: 4.2 V - 60 V
R4
IN2
IN
OUT
CIN
150 m
IN1
UVLO
R5
OVP
MODE
dVdT
R6
RTN
FLT
TPS26600
SHDN
IMON
ILIM
GND
RILIM
CdVdT
Figure 64. Active ORing Application Schematic
Figure 64 shows a typical redundant power supply configuration of the system. Schottky ORing diodes have
been popular for connecting parallel power supplies, such as parallel operation of wall adapter with a battery or a
hold-up storage capacitor. The disadvantage of using ORing diodes is high voltage drop and associated power
loss. The TPS2660x with integrated, N-channel back to back FETs provide a simple and efficient solution.
A fast reverse comparator controls the internal FET and it is turned ON or OFF with hysteresis as shown in
Figure 65. The internal FET is turned off within 1.5 μs (typical) as soon as V(IN) – V(OUT) falls below –110 mV. It
turns on within 40 µs (typical) once the differential forward voltage V(IN) – V(OUT) exceeds 100 mV. Figure 66 and
Figure 67 show typical switch-over waveforms of Active ORing implementation using the TPS26600.
34
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
System Examples (continued)
Reverse Blocking
Forward Conduction
-10
100
V IN
V OUT mV
Figure 65. Active ORing Thresholds
VIN1 = 22 V
Cout = 47 μF
VIN2: Plugged In
at 24 V
Rload = 24 Ω
C(dVdT) = 22 nF
Figure 66. Active ORing Between Two Supplies VOUT
Change Over to VIN2
VIN1 = 22 V
Cout = 47 μF
VIN2: Plugged Out
Rload = 24 Ω
C(dVdT) = 22 nF
Figure 67. Active ORing Between Two Supplies VOUT
Change Over to VIN1
NOTE
All control pins of the un-powered TPS2660x device in the Active ORing configuration will
measure approximately 0.7 V drop with respect to GND. The system micro-controller
should ignore IMON and FLT pin voltage measurements of this device when these signals
are being monitored.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
35
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
System Examples (continued)
10.3.2 Field Supply Protection in PLC, DCS I/O Modules
TPS2660
24-V nominal (from field
SELV power supply)
To field loads (sensors &
Actuators
IN
Power FET isolation during over
voltage , Input Reverse Polarity and
short circuit faults
Inrush Current
Control
IMON
Load Current monitor & Fault
Diagnostics
SHDN
DC/DC
FLT
FLT
ON/OFF
Control
OUT
Fault
IMON
IMON
MCU
Field side
Digital Isolator
PLC side
Figure 68. Power Delivery Circuit Block Diagram in I/O Modules
The PLC or Distributed Control System (DCS) I/O modules are often connected to an external field power supply
to support higher power requirements of the field loads like sensors and actuators. Power-supply faults or
miswiring can damage the loads or cause the loads not to operate correctly. The TPS2660x can be used as a
front end protection circuit to protect and provide stable supply to the field loads. Under voltage, Over voltage
and reverse polarity protection features of the TPS2660x prevent the loads to experience voltages outside the
operating range, which can permanently damage the loads.
Field power supply is often connected to multiple I/O modules and is capable of delivering more current than a
single I/O module can handle. Overcurrent protection scheme of the TPS2660x limits the current from the power
supply to the module so that the maximum current does not rise above what the board is designed for. Fast short
circuit protection scheme isolates the faulty load from the field supply quickly and prevents the field supply to dip
and cause interrupts in the other I/O modules connected to the same field supply. High accurate (±5% at 1 A)
current limit facilitates more I/O modules to be connected to field supply. Load current monitor (IMON) and fault
indication (FLT) features facilitate continuous load monitoring.
The TPS2660x also acts as a smart diode with protection against reverse current during output side miswiring.
Reverse current can potentially damage the field power supply and cause the I/O modules to run hot or may
cause permanent damage.
If the field power supply is connected in reverse polarity (which is not unlikely as field power supplies are usually
connected with screw terminals), field loads can permanently get damaged due to the reverse voltage. The
reverse polarity protection feature of the TPS2660x prevents the reverse voltage to appear at the load side.
36
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
System Examples (continued)
10.3.3 Simple 24-V Power Supply Path Protection
With the TPS2660x, a simple 24-V power supply path protection can be realized using a minimum of three
external components as shown in the schematic diagram in Figure 69. The external components required are: a
R(ILIM) resistor to program the current limit, C(IN) and C(OUT) capacitors.
CIN
System Load
OUT
IN
COUT
150 m
Input from a 24V
power supply
UVLO
OVP
TPS26600
FLT
SHDN
MODE
IMON
RTN
ILIM
dVdT
GND
RILIM
Figure 69. TPS26600 Configured for a Simple 24-V Supply Path Protection
Protection features with this configuration include:
• Load and device protection from reverse input polarity fault down to –60V
• 15 V (typical) rising under voltage lock-out threshold
• 33 V (typical) rising overvoltage cut-off threshold
• Protection from 60 V from the external SELV supply
• Inrush current control with 24V/1.6 ms output voltage slew rate
• Reverse Current Blocking
• Accurate current limiting with Auto-Retry
10.4 Do's and Don'ts
•
•
•
Do not connect RTN to GND. Connecting RTN to GND disables the Reverse Polarity protection feature
Do connect the TPS2660x support components R(ILIM), C(dVdT), R(IMON), R(MODE) and UVLO, OVP resistors with
respect to RTN pin
Do connect device PowerPAD to the RTN plane for an enhanced thermal performance
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
37
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
11 Power Supply Recommendations
The TPS2660x eFuse is designed for the supply voltage range of 4.2 V ≤ VIN ≤ 60 V. If the input supply is
located more than a few inches from the device, an input ceramic bypass capacitor higher than 0.1 μF is
recommended. Power supply must be rated higher than the current limit set to avoid voltage droops during
overcurrent and short circuit conditions.
11.1 Transient Protection
In case of short circuit and over load current limit, when the device interrupts current flow, input inductance
generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the
output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the
input or output of the device. Such transients can exceed the Absolute Maximum Ratings of the device if steps
are not taken to address the issue.
Typical methods for addressing transients include
• Minimizing lead length and inductance into and out of the device
• Using large PCB GND plane
• Schottky diode across the output to absorb negative spikes
• A low value ceramic capacitor (C(IN) to approximately 0.1 μF) to absorb the energy and dampen the
transients.
The approximate value of input capacitance can be estimated with Equation 25.
Vspike(Absolute ) = V(IN) + I(Load) ´
L(IN)
C(IN)
where
•
•
•
•
V(IN) is the nominal supply voltage
I(LOAD) is the load current
L(IN) equals the effective inductance seen looking into the source
C(IN) is the capacitance present at the input
(25)
Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from
exceeding the Absolute Maximum Ratings of the device. These transients can occur during positive and negative
surge tests on the supply lines. In such applications it is recommended to place atleast 1 µF of input capacitor to
limit the falling slew rate of the input voltage within a maximum of 20 V/µs.
The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is
shown in Figure 70.
INPUT
IN
R1
CIN
COUT
R4
150 m
UVLO
*
R2
OVP
MODE
dVdT
R3
RTN
FLT
TPS26600
*
SHDN
IMON
ILIM
GND
RILIM
CdVdT
*
OUTPUT
OUT
RIMON
Optional components needed for suppression of transients
Figure 70. Circuit Implementation With Optional Protection Components
38
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
12 Layout
12.1 Layout Guidelines
•
•
•
•
•
•
•
•
For all the applications, a 0.1 µF or higher value ceramic decoupling capacitor is recommended between IN
terminal and GND.
The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care
must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
GND terminal of the IC. See Figure 71 and Figure 72 for PCB layout examples with HTSSOP and VQFN
packages respectively.
High current carrying power path connections must be as short as possible and must be sized to carry atleast
twice the full-load current.
RTN, which is the reference ground for the device must be a copper plane or island.
Locate all the TPS2660x support components R(ILIM), C(dVdT), R(IMON), and MODE, UVLO, OVP resistors close
to their connection pin. Connect the other end of the component to the RTN with shortest trace length.
The trace routing for the RILIM and R(IMON) components to the device must be as short as possible to reduce
parasitic effects on the current limit and current monitoring accuracy. These traces must not have any
coupling to switching signals on the board.
Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
device they are intended to protect, and routed with short traces to reduce inductance. For example, a
protection Schottky diode is recommended to address negative transients due to switching of inductive loads,
and it must be physically close to the OUT and GND pins.
Thermal Considerations: When properly mounted, the PowerPAD package provides significantly greater
cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board RTN plane
directly under the device. Other planes, such as the bottom side of the circuit board can be used to increase
heat sinking in higher current applications. Designs that do not need reverse input polarity protection can
have RTN, GND and PowerPAD connected together. PowerPAD in these designs can be connected to the
PCB ground plane.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
39
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
12.2 Layout Example
Top Layer
Bottom layer GND plane
Via to Bottom Layer
Top Layer RTN Plane
Track in bottom layer
Bottom Layer RTN Plane
BOTTOM Layer GND Plane
Top Layer
Power GND Plane
High
Frequency
Bypass cap
VIN PLANE
IN
OUT
IN
OUT
VOUT PLANE
FLT
UVLO
N.C
N.C
PWP
OVP
dVdT
MODE
ILIM
IMON
SHDN
EP Blue
RTN
GND
TOP Layer
RTN Plane
BOTTOM Layer RTN Plane
Figure 71. Typical PCB Layout Example With HTSSOP Package With a 2 Layer PCB
40
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
TPS2660
www.ti.com
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
Layout Example (continued)
Top Layer
Bottom layer GND plane
Via to Bottom Layer
Top Layer RTN Plane
Track in bottom layer
Bottom Layer RTN Plane
BOTTOM Layer GND Plane
Top Layer
Power GND Plane
High
Frequency
Bypass cap
N.C
N.C
N.C
N.C
N.C
N.C
N.C
VIN PLANE
IN
OUT
IN
OUT
UVLO
VOUT PLANE
FLT
PWP
N.C
N.C
OVP
dVdT
ILIM
IMON
GND
N.C
RTN
SHDN
MODE
TOP Layer
RTN Plane
BOTTOM Layer RTN Plane
Figure 72. Typical PCB Layout Example With VQFN Package With a 2 Layer PCB
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
41
TPS2660
SLVSDG2G – JULY 2016 – REVISED DECEMBER 2019
www.ti.com
13 Device and Documentation Support
13.1 Device Support
For TPS26600 PSpice Transient Mode, see SLVMBR3B.
For TPS26602 PSpice Transient Mode, see SLVMBR4C.
13.2 Documentation Support
13.2.1 Related Documentation
For related documentation see the following:
• TPS26600-02EVM: Evaluation Module for TPS2660x User's Guide
• Power Multiplexing Using Load Switches and eFuses
• The TPS2660 Simplifies Surge and Power-Fail Protection Circuits in PLC System
13.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
13.4 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
13.5 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
13.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
42
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS2660
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS26600PWPR
ACTIVE
HTSSOP
PWP
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
26600
TPS26600PWPT
ACTIVE
HTSSOP
PWP
16
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
26600
TPS26600RHFR
ACTIVE
VQFN
RHF
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TPS
26600
TPS26600RHFT
ACTIVE
VQFN
RHF
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TPS
26600
TPS26601RHFR
ACTIVE
VQFN
RHF
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TPS
26601
TPS26601RHFT
ACTIVE
VQFN
RHF
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TPS
26601
TPS26602PWPR
ACTIVE
HTSSOP
PWP
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
26602
TPS26602PWPT
ACTIVE
HTSSOP
PWP
16
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
26602
TPS26602RHFR
ACTIVE
VQFN
RHF
24
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TPS
26602
TPS26602RHFT
ACTIVE
VQFN
RHF
24
250
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
TPS
26602
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
