TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
4.5V to 18V Input, 3-A SYNCHRONOUS STEP DOWN CONVERTER
Check for Samples: TPS54329
FEATURES
DESCRIPTION
•
The TPS54329 is an adaptive on-time D-CAP2™
mode synchronous buck converter. TheTPS54329
enables system designers to complete the suite of
various end equipment’s power bus regulators with a
cost effective, low component count, low standby
current solution. The main control loop for the
TPS54329 uses the D-CAP2™ mode control which
provides a fast transient response with no external
compensation components. The TPS54329 also has
a proprietary circuit that enables the device to adopt
to both low equivalent series resistance (ESR) output
capacitors, such as POSCAP or SP-CAP, and ultralow ESR ceramic capacitors. The device operates
from 4.5-V to 18-V VIN input. The output voltage can
be programmed between 0.76 V and 7 V. The device
also features an adjustable soft start time. The
TPS54329 is available in the 8-pin DDA package,
and designed to operate from –40°C to 85°C.
1
23
•
•
•
•
•
•
•
•
•
•
D-CAP2™ Mode Enables Fast Transient
Response
Low Output Ripple and Allows Ceramic Output
Capacitor
Wide VIN Input Voltage Range: 4.5 V to 18 V
Output Voltage Range: 0.76 V to 7.0 V
Highly Efficient Integrated FETs Optimized
for Lower Duty Cycle Applications
– 100 mΩ (High Side) and 74 mΩ (Low Side)
High Efficiency, Less Than 10 μA at Shutdown
High Initial Bandgap Reference Accuracy
Adjustable Soft Start
Pre-Biased Soft Start
650-kHz Switching Frequency (fSW)
Cycle By Cycle Over Current Limit
APPLICATIONS
•
Wide Range of Applications for Low Voltage
System
– Digital TV Power Supply
– High Definition Blu-ray Disc™ Players
– Networking Home Terminal
– Digital Set Top Box (STB)
VOUT (50 mV/div)
TPS54329DDA
IOUT (1 A/div)
100 μs/div
G006
1
2
3
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
D-CAP2 is a trademark of Texas Instruments.
Blu-ray Disc is a trademark of Blu-ray Disc Association.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2012, Texas Instruments Incorporated
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
PACKAGE (2)
TA
–40°C to 85°C
(1)
(2)
(3)
(3)
ORDERABLE PART NUMBER
TPS54329DDA
DDA
TRANSPORT
MEDIA
PIN
Tube
8
TPS54329DDAR
Tape and Reel
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
All package options have Cu NIPDAU lead/ball finish.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE
Input voltage range
MAX
VIN, EN
–0.3
20
V
VBST
–0.3
26
V
VBST (10 ns transient)
–0.3
28
V
VBST (vs SW)
–0.3
6.5
V
VFB, SS
–0.3
6.5
V
–2
20
V
SW
SW (10 ns transient)
Output voltage range
–3
22
V
VREG5
–0.3
6.5
V
GND
–0.3
0.3
V
–0.2
0.2
V
2
kV
Voltage from GND to thermal pad, Vdiff
Electrostatic discharge
UNIT
MIN
Human Body Model (HBM)
500
V
Operating junction temperature, TJ
–40
150
°C
Storage temperature, Tstg
–55
150
°C
(1)
Charged Device Model (CDM)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
THERMAL INFORMATION
THERMAL METRIC
TPS54329
DDA (8 PINS)
θJA
Junction-to-ambient thermal resistance
42.1
θJCtop
Junction-to-case (top) thermal resistance
50.9
θJB
Junction-to-board thermal resistance
31.8
ψJT
Junction-to-top characterization parameter
ψJB
Junction-to-board characterization parameter
13.5
θJCbot
Junction-to-case (bottom) thermal resistance
7.1
2
5
UNITS
°C/W
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
VIN
Supply input voltage range
VBST
VI
Input voltage range
MIN
MAX
4.5
18
–0.1
24
VBST (10 ns transient)
-0.1
27
VBST(vs SW)
–0.1
5.7
SS
–0.1
5.7
EN
–0.1
18
VFB
–0.1
5.5
SW
–1.8
18
SW (10 ns transient)
UNIT
V
V
–3
21
GND
–0.1
0.1
–0.1
5.7
V
0
10
mA
VO
Output voltage range
VREG5
IO
Output Current range
IVREG5
TA
Operating free-air temperature
–40
85
°C
TJ
Operating junction temperature
–40
150
°C
TYP
MAX
UNIT
ELECTRICAL CHARACTERISTICS
over operating free-air temperature range, VIN = 12 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
SUPPLY CURRENT
IVIN
Operating - non-switching supply current
VIN current, TA = 25°C, EN = 5 V,
VFB = 0.8 V
800
1200
μA
IVINSDN
Shutdown supply current
VIN current, TA = 25°C, EN = 0 V
4.3
10
μA
LOGIC THRESHOLD
VENH
EN high-level input voltage
EN
VENL
EN low-level input voltage
EN
1.6
V
REN
EN pin resistance to GND
VEN = 12 V
220
440
749
0.45
V
880
kΩ
765
781
mV
0
±0.1
μA
VFB VOLTAGE AND DISCHARGE RESISTANCE
VFBTH
VFB threshold voltage
TA = 25°C, VO = 1.05 V, continuous mode
IVFB
VFB input current
VFB = 0.8 V, TA = 25°C
VREG5 OUTPUT
VVREG5
VREG5 output voltage
TA = 25°C, 6.0 V < VIN < 18 V,
0 < IVREG5 < 5 mA
5.5
V
IVREG5
Output current
VIN = 6 V, VREG5 = 4.0 V, TA = 25°C (1)
60
mA
RDS(on)h
High side switch resistance
25°C, VBST - SW = 5.5 V (1)
100
mΩ
RDS(on)l
Low side switch resistance
25°C (1)
74
mΩ
MOSFET
CURRENT LIMIT
Iocl
(1)
Current limit
L out = 1.5 μH (1)
3.5
4.2
5.7
A
Not production tested.
3
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
over operating free-air temperature range, VIN = 12 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
THERMAL SHUTDOWN
TSDN
Thermal shutdown threshold
Shutdown temperature
Hysteresis
(2)
165
(2)
°C
35
ON-TIME TIMER CONTROL
tON
On time
VIN = 12 V, VO = 1.05 V
150
ns
tOFF(MIN)
Minimum off time
TA = 25°C, VFB = 0.7 V (2)
260
ns
SOFT START
ISSC
SS charge current
VSS = 1 V
4.2
6.0
ISSD
SS discharge current
VSS = 0.5 V
0.1
0.2
7.8
μA
mA
UVLO
UVLO
(2)
UVLO threshold
Wake up VREG5 voltage
3.75
Hysteresis VREG5 voltage
0.33
V
Not production tested.
4
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
DEVICE INFORMATION
DDA PACKAGE
(TOP VIEW)
1
VBST
2
VIN
SS
8
EN
7
VREG5
6
VFB
5
TPS54329
DDA
(HSOP8)
3
SW
4
GND
Power PAD
PIN FUNCTIONS
PIN
DESCRIPTION
NAME
NO.
VBST
1
Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor between VBST and SW
pins. An internal diode is connected between VREG5 and VBST.
VIN
2
Input voltage supply pin.
SW
3
Switch node connection between high-side NFET and low-side NFET.
GND
4
Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at
a single point.
VFB
5
Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5
6
5.5 V power supply output. A capacitor (typical 0.47µF) should be connected to GND. VREG5 is not
active when EN is low.
EN
7
Enable input control. EN is active high and must be pulled up to enable the device.
SS
8
Soft-start control. An external capacitor should be connected to GND.
Exposed Thermal
Pad
Back side
Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to
GND.
5
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
EN
7
EN
VIN
Logic
VIN
2
VREG5
Control Logic
Ref
+
SS
+ PWM
1
1 shot
VFB
SW
VO
3
-
5
VBST
XCON
ON
VREG5
VREG5
Ceramic
Capacitor
6
SGND
SS
SS
8
4
Softstart
GND
PGND
SGND
+
OCP
-
SW
PGND
VIN
UVLO
VREG5
UVLO
REF
TSD
Protection
Logic
Ref
6
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
OVERVIEW
The TPS54329 is a 3-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It
operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output
capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low
ESR output capacitors including ceramic and special polymer types.
DETAILED DESCRIPTION
PWM Operation
The main control loop of the TPS54329 is an adaptive on-time pulse width modulation (PWM) controller that
supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with
an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with
both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.
At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one
shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to
maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The
one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the
reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need
for ESR induced output ripple from D-CAP2™ mode control.
PWM Frequency and Adaptive On-Time Control
TPS54329 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The
TPS54329 runs with a pseudo-constant frequency of 650 kHz by using the input voltage and output voltage to
set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the
output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.
Soft Start and Pre-Biased Soft Start
The soft start function is adjustable. When the EN pin becomes high, 6 μA current begins charging the capacitor
which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up.
The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is
6 μA.
t
SS
(ms) =
CSS (nF) x VREF ´1.1
I (mA)
SS
=
CSS (nF) x 0.765 ´1.1
6
(1)
The TPS54329 contains a unique circuit to prevent current from being pulled from the output during startup if the
output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start
becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting
the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-bycycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This
scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps
up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal
mode operation.
Current Protection
The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The
switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This
voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature
compensated.
During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin,
Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current
decreases linearly. The average value of the switch current is the load current IOUT. The TPS54329 constantly
monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.
If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented
per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the
voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching
7
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in
the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL
threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the
switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the
higher value.
There are some important considerations for this type of over-current protection. The load current one half of the
peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the
output voltage tends to fall as the demanded load current may be higher than the current available from the
converter. This may cause the output voltage to fall. When the over current condition is removed, the output
voltage will return to the regulated value. This protection is non-latching.
UVLO Protection
Undervoltage lock out protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower
than UVLO threshold voltage, the TPS54329 is shut off. This is protection is non-latching.
Thermal Shutdown
TPS54329 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C),
the device is shut off. This is non-latch protection.
8
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
TYPICAL CHARACTERISTICS
VIN = 12 V, TA = 25°C (unless otherwise noted).
1200
16
VIN = 12 V
VIN = 12 V
14
Shutdown Current (µA)
Supply Current (µA)
1000
800
600
400
200
12
10
8
6
4
2
0
−50
0
50
100
Junction Temperature (°C)
0
−50
150
0
G001
Figure 1. VIN CURRENT vs JUNCTION TEMPERATURE
G002
1.07
VIN = 18 V
45
L = CLF7045
Output Voltage (V)
40
35
30
25
20
15
10
1.06
1.05
1.04
VIN = 5 V
VIN = 12 V
VIN = 18 V
5
0
150
Figure 2. VIN SHUTDOWN CURRENT vs
JUNCTION TEMPERATURE
50
EN Input Current (µA)
50
100
Junction Temperature (°C)
0
5
10
EN Input Voltage (V)
15
20
1.03
0.0
G003
Figure 3. EN CURRENT vs EN VOLTAGE
0.5
1.0
1.5
2.0
Output Current (A)
2.5
3.0
G004
Figure 4. 1.05-V OUTPUT VOLTAGE vs OUTPUT CURRENT
1.07
Output Voltage (V)
VOUT (50 mV/div)
1.06
IOUT (1 A/div)
1.05
1.04
IOUT = 0 A
IOUT = 1 A
1.03
0
5
10
Input Voltage (V)
15
100 μs/div
20
G006
G005
Figure 5. 1.05-V OUTPUT VOLTAGE vs INPUT VOLTAGE
Figure 6. 1.05-V, 50-mA to 2-A LOAD TRANSIENT
RESPONSE
9
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
TYPICAL CHARACTERISTICS
VIN = 12 V, TA = 25°C (unless otherwise noted).
100
L = CLF7045
EN (10 V/div)
Efficiency (%)
90
VREG5 (5 V/div)
VOUT (0.5 V/div)
80
70
60
VOUT = 1.8 V
VOUT = 2.5 V
VOUT = 3.3 V
50
40
0.0
400 µs/div
0.5
G007
Figure 7. START-UP WAVE FORM
G008
800
750
700
650
VOUT = 1.05 V
VOUT = 1.2 V
VOUT = 1.5 V
VOUT = 1.8 V
VOUT = 2.5 V
VOUT = 3.3 V
VOUT = 5.0 V
600
550
500
450
0
VIN = 12 V
850
Switching Frequency (kHz)
Switching Frequency (kHz)
3.0
900
IOUT = 1 A
850
5
10
Input Voltage (V)
800
750
700
650
600
550
VOUT = 1.05 V
VOUT = 1.8 V
VOUT = 3.3 V
500
450
15
20
400
0
0
G009
Figure 9. SWITCHING FREQUENCY vs INPUT VOLTAGE
0.780
VOUT = 1.05 V
IO = 1 A
1
2
2
Output Current (A)
2
3
G010
Figure 10. SWITCHING FREQUENCY vs
OUTPUT CURRENT
0.775
VFB Voltage (V)
2.5
Figure 8. EFFICIENCY vs OUTPUT CURRENT
900
400
1.0
1.5
2.0
Output Current (A)
VOUT (10 mV/div)
0.770
0.765
SW (5 V/div)
0.760
0.755
0.750
−40
−20
0
20
40
60
80
Junction Temperature (°C)
100
120
400 ns/div
G012
G011
Figure 11. Vfb VOLTAGE vs JUNCTION TEMPERATURE
Figure 12. VOLTAGE RIPPLE AT OUTPUT (IO = 3 A)
10
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
TYPICAL CHARACTERISTICS
VIN = 12 V, TA = 25°C (unless otherwise noted).
VOUT = 1.05 V
VIN (50 mV/div)
SW (5 V/div)
400 ns/div
G013
Figure 13. VOLTAGE RIPPLE AT INPUT (IO = 3 A)
11
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
DESIGN GUIDE
Step By Step Design Procedure
To
•
•
•
•
•
begin the design process, you must know a few application parameters:
Input voltage range
Output voltage
Output current
Output voltage ripple
Input voltage ripple
U1
TPS54329DDA
Figure 14. Shows the schematic diagram for this design example.
Output Voltage Resistors Selection
The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use
1% tolerance or better divider resistors. Start by using Equation 2 to calculate VOUT.
To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more
susceptible to noise and voltage errors from the VFB input current will be more noticeable.
æ
ö
R1÷
V
= 0.765 x çç1 +
÷
OUT
çè
R2 ÷ø
(2)
Output Filter Selection
The output filter used with the TPS54329 is an LC circuit. This LC filter has double pole at:
F =
P
2p L
1
OUT
x COUT
(3)
At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal
gain of the TPS54329. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls
off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that
reduces the gain roll off to –20 dB per decade and increases the phase to 90 degrees one decade above the
zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole
of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the
high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the
values recommended in Table 1
12
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
Table 1. Recommended Component Values
C4 (pF) (1)
Output Voltage (V)
R1 (kΩ)
R2 (kΩ)
L1 (µH)
C8 + C9 + C10 (µF)
1
6.81
22.1
1.5
20 - 68
1.05
8.25
22.1
1.5
20 - 68
1.2
12.7
22.1
1.5
20 - 68
1.5
21.5
22.1
1.5
20 - 68
1.8
30.1
22.1
5 - 22
2.2
20 - 68
2.5
49.9
22.1
5 - 22
2.2
20 - 68
3.3
73.2
22.1
5 - 22
2.2
20 - 68
5
124
22.1
5 - 22
3.3
20 - 68
6.5
165
22.1
5 - 22
3.3
20 - 68
(1)
Optional
Since the DC gain is dependent on the output voltage, the required inductor value will increase as the output
voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by
adding a feed forward capacitor (C4) in parallel with R1
The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4,
Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak
current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for
fSW.
Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.
- VOUT
V
V
OUT x IN(max)
I
=
IPP
V
L x f
IN(max)
O
SW
I
=I +
Ipeak
O
=
I
Lo(RMS)
(4)
I
lpp
2
I
2
O
(5)
+
1
2
I
12 IPP
(6)
For this design example, the calculated peak current is 3.49 A and the calculated RMS current is 3.01 A. The
inductor used is a TDK CLF7045T-1R5M with a peak current rating of 7.3 A and an RMS current rating of 4.9 A.
The capacitor value and ESR determines the amount of output voltage ripple. The TPS54329 is intended for use
with ceramic or other low ESR capacitors. Recommended values range from 20 µF to 68 µF. Use Equation 7 to
determine the required RMS current rating for the output capacitor.
I
Co(RMS)
=
VOUT x (VIN - VOUT )
12 x VIN x LO x fSW
(7)
For this design three TDK C3216X5R0J106M 10 µF output capacitors are used. The typical ESR is 2 mΩ each.
The calculated RMS current is 0.284 A and each output capacitor is rated for 4A.
Input Capacitor Selection
The TPS54229 requires an input decoupling capacitor and a bulk capacitor is needed depending on the
application. A ceramic capacitor over 10 μF is recommended for the decoupling capacitor. An additional 0.1 µF
capacitor (C3) is required to provide additional high frequency filtering and insure accurate current limit operation.
This capacitor must be placed as close to the IC pins 2 (VIN) and 4 (GND) as possible. The capacitor voltage
rating needs to be greater than the maximum input voltage.
Bootstrap Capacitor Selection
A 0.1 µF. ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is
recommended to use a ceramic capacitor.
13
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
VREG5 Capacitor Selection
A 0.47 µF. ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is
recommended to use a ceramic capacitor.
THERMAL INFORMATION
This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external
heartsick. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be
used as a heartsick. In addition, through the use of thermal vias, the thermal pad can be attached directly to the
appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a
special heartsick structure designed into the PCB. This design optimizes the heat transfer from the integrated
circuit (IC).
For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating
abilities, refer to Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No.
SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.
The exposed thermal pad dimensions for this package are shown in the following illustration.
Figure 15. Thermal Pad Dimensions (Top View)
14
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
LAYOUT CONSIDERATIONS
1. Keep the input switching current loop as small as possible.
2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and
inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the
feedback pin of the device.
3. Keep analog and non-switching components away from switching components.
4. Make a single point connection from the signal ground to power ground.
5. Do not allow switching current to flow under the device.
6. Keep the pattern lines for VIN and PGND broad.
7. Exposed pad of device must be connected to PGND with solder.
8. VREG5 capacitor should be placed near the device, and connected PGND.
9. Output capacitor should be connected to a broad pattern of the PGND.
10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to analog ground
trace.
12. Providing sufficient vias for VIN, SW and PGND connection.
13. VIN input bypass capacitor and VIN high frequency bypass capacitor must be placed as near as possible to
the device.
14. Performance based on four layer printed circuit board.
15
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
www.ti.com
VIA to Power Ground Plane
VIN
VIN
INPUT
BYPASS
CAPACITOR
VIA to SW Copper Pour on Bottom
or Internal Layer
VIN
HIGH FREQENCY
BYPASS
CAPACITOR
ANALOG
GROUND
TRACE
BOOST
CAPACITOR
VBST
SS
VIN
EN
SW
VREG5
TO ENABLE
CONTROL
VFB
GND
BIAS
CAP
EXPOSED
THERMAL PAD
AREA
FEEDBACK
RESISTORS
POWER
GROUND
SW node copper pour
area on internal or
bottom layer
OUTPUT
INDUCTOR
POWER
GROUND
VOUT
SLOW
START
CAP
Connection to
POWER GROUND
on internal or
bottom layer
OUTPUT
FILTER
CAPACITOR
Figure 16. PCB Layout
16
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
TPS54329
www.ti.com
SLVSAZ6A – SEPTEMBER 2011 – REVISED MARCH 2012
REVISION HISTORY
Changes from Original (September 2011) to Revision A
Page
•
Removed (SWIFT™) from the data sheet title ..................................................................................................................... 1
•
Deleted from ELECTRICAL CHARACTERISTICS table, VLN5 and VLD5, deleted VVREG5 MIN and MAX values .................. 3
•
Added in ELECTRICAL CHARACTERISTICS table, IVREG5, RDS(on)h, and RDS(on)l footnote references ................................ 3
•
Added tOFF(MIN) footnote reference and deleted MAX value .................................................................................................. 4
•
Deleted from ELECTRICAL CHARARACTERISTICS, UVLO MIN and MAX values ........................................................... 4
•
Added TYPICAL CHARACTERISTICS Condition ................................................................................................................ 9
17
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS54329
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS54329DDA
ACTIVE SO PowerPAD
DDA
8
75
RoHS & Green
NIPDAU | SN
Level-2-260C-1 YEAR
-40 to 85
54329
TPS54329DDAR
ACTIVE SO PowerPAD
DDA
8
2500
RoHS & Green
NIPDAU | SN
Level-2-260C-1 YEAR
-40 to 85
54329
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
