www.ti.com
Table of Contents
User’s Guide
TPS54526 Step-Down Converter Evaluation Module User's
Guide
John Tucker
PMP - DC Consumer Power
ABSTRACT
This user’s guide contains background information for the TPS54526 as well as support documentation for the
TPS54526EVM-608 evaluation module. Also included are the performance specifications, schematic, and the bill
of materials for the TPS54526EVM-608.
Table of Contents
1 Introduction.............................................................................................................................................................................3
2 Performance Specification Summary................................................................................................................................... 4
3 Modifications...........................................................................................................................................................................5
3.1 Output Voltage Set Point....................................................................................................................................................5
4 Test Setup and Results.......................................................................................................................................................... 6
4.1 Input / Output Connections................................................................................................................................................ 6
4.2 Start-Up Procedure............................................................................................................................................................ 7
4.3 Efficiency............................................................................................................................................................................7
4.4 Light-Load Efficiency..........................................................................................................................................................8
4.5 Load Regulation................................................................................................................................................................. 8
4.6 Line Regulation.................................................................................................................................................................. 9
4.7 Load Transient Response.................................................................................................................................................. 9
4.8 Output Voltage Ripple...................................................................................................................................................... 10
4.9 Input Voltage Ripple......................................................................................................................................................... 10
4.10 Start-Up.......................................................................................................................................................................... 11
5 Board Layout.........................................................................................................................................................................12
5.1 Layout.............................................................................................................................................................................. 12
6 Schematic, Bill of Materials and Reference....................................................................................................................... 15
6.1 Schematic........................................................................................................................................................................ 15
6.2 Bill of Materials.................................................................................................................................................................16
6.3 Reference.........................................................................................................................................................................16
7 Revision History................................................................................................................................................................... 16
List of Figures
Figure 4-1. TPS54526EVM-608 Efficiency.................................................................................................................................. 7
Figure 4-2. TPS54526EVM-608 Light-Load Efficiency................................................................................................................ 8
Figure 4-3. TPS54526EVM-608 Load Regulation....................................................................................................................... 8
Figure 4-4. TPS54526EVM-608 Line Regulation........................................................................................................................ 9
Figure 4-5. TPS54526EVM-608 Load Transient Response........................................................................................................ 9
Figure 4-6. TPS54526EVM-608 Output Voltage Ripple............................................................................................................ 10
Figure 4-7. TPS54526EVM-608 Input Voltage Ripple............................................................................................................... 10
Figure 4-8. TPS54526EVM-608 Start Up...................................................................................................................................11
Figure 4-9. TPS54526EVM-608 Start-Up Relative to Enable.................................................................................................... 11
Figure 5-1. Top Assembly.......................................................................................................................................................... 12
Figure 5-2. Top Layer.................................................................................................................................................................13
Figure 5-3. Internal Layer 1....................................................................................................................................................... 13
Figure 5-4. Internal Layer 2....................................................................................................................................................... 14
Figure 5-5. Bottom Layer as Seen from Back Side................................................................................................................... 14
Figure 5-6. Bottom Assembly as Seen from Back Side.............................................................................................................15
Figure 6-1. TPS54526EVM-608 Schematic Diagram................................................................................................................ 15
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
1
Trademarks
www.ti.com
List of Tables
Table 1-1. Input Voltage and Output Current Summary...............................................................................................................3
Table 2-1. TPS54526 EVM and Performance Specifications Summary...................................................................................... 4
Table 3-1. Output Voltages.......................................................................................................................................................... 5
Table 4-1. Connection and Test Points........................................................................................................................................ 7
Table 6-1. Bill of Materials..........................................................................................................................................................16
Trademarks
D-CAP2™ and Eco-mode™ are trademarks of TI.
All trademarks are the property of their respective owners.
2
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Introduction
1 Introduction
The TPS54526 is a single, adaptive on-time D-CAP2™ mode synchronous buck converter requiring a very low
external component count. The D-CAP2™ control circuit is optimized for low-ESR output capacitors such as
POSCAP, SP-CAP, or ceramic types and features fast transient response with no external compensation. The
switching frequency is internally set at a nominal 650 kHz. The high-side and low-side switching MOSFETs
are incorporated inside the TPS54526 package along with the gate drive circuitry. The low drain-to-source on
resistance of the MOSFETs allows the TPS54526 to achieve high efficiencies and helps keep the junction
temperature low at high output currents. The TPS54526 also has an auto-skip Eco-mode™ to enable higher
efficiency at light loads. The TPS54526 DC/DC synchronous converter is designed to provide up to a 5.5-A
output from an input voltage source of 4.5 V to 18 V. The output voltage range is from 0.76 V to 5.5 V. The
voltage and output current ranges for the evaluation module are given in Table 1-1.
Table 1-1. Input Voltage and Output Current Summary
EVM
INPUT VOLTAGE RANGE
OUTPUT CURRENT RANGE
TPS54526EVM-538
VIN = 4.5 V to 18 V
0 A to 5.5 A
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
3
Performance Specification Summary
www.ti.com
2 Performance Specification Summary
A summary of the TPS54526EVM-608 performance specifications is provided in Table 2-1. Specifications are
given for an input voltage of VIN = 12 V and an output voltage of 1.05 V, unless otherwise noted. The ambient
temperature is 25°C for all measurement, unless otherwise noted.
Table 2-1. TPS54526 EVM and Performance Specifications Summary
SPECIFICATIONS
TEST CONDITIONS
Input voltage range (VIN)
MIN
TYP
MAX
4.5
12
18
Output voltage
Operating frequency
CH1
4
VIN = 9 V, IO = 1 A
Output current range
VIN = 12 V, LO = 1.5 µH
Output ripple voltage
VIN = 12 V, IO = 5.5 A
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
V
1.05
V
650
kHz
0
Over current limit
UNIT
5.5
6.9
7
A
A
mVPP
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Modifications
3 Modifications
These evaluation modules are designed to provide access to the feature of the TPS54526. Some modifications
can be made to this module.
3.1 Output Voltage Set Point
To change the output voltage of the EVMs, it is necessary to change the value of resistor R1. Changing the
value of R1 can change the output voltage above 0.765 V. The value of R1 for a specific output voltage can be
calculated using Equation 1 and Equation 2.
For output voltage from 0.76 V to 2.5 V:
æ R1 ö
VO = 0.765 ´ ç 1+
÷
è R2 ø
(1)
For output voltage over 2.5 V:
æ R1 ö
VO = (0.763 + 0.0017 ´ VO ) ´ ç 1+
÷
è R2 ø
(2)
Table 3-1 lists the R1 value for some common output voltages. For higher output voltages of 1.8 V or above,
a feedforward capacitor (C2) can be required to improve phase margin, and is recommended for auto skip
Eco-mode™ stability. Pads for this component (C2) are provided on the printed circuit board. Note that the values
given in Table 3-1 are standard values, and not the exact value calculated using Table 3-1.
Table 3-1. Output Voltages
OUTPUT VOLTAGE
(V)
R1
(kΩ)
R2
(kΩ)
C2
(pF)
L1
(µH)
C9 + C10 + C11
(µF)
1.0
6.81
22.1
1.0 - 1.5
22- 68
1.05
8.25
22.1
1.0 - 1.5
22- 68
1.2
12.7
22.1
1.0 - 1.5
22- 68
1.5
21.5
22.1
1.5
22- 68
1.8
30.1
22.1
5 - 22
1.5
22- 68
2.5
49.9
22.1
5 - 22
2.2
22- 68
3.3
73.2
22.1
5 - 22
2.2
22- 68
5.0
121
22.1
5 - 22
3.3
22- 68
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
5
Test Setup and Results
www.ti.com
4 Test Setup and Results
This section describes how to properly connect, set up, and use the TPS54526EVM-608. The section also
includes test results typical for the following:
•
•
•
•
•
•
•
•
Evaluation modules and efficiency
Output load regulation
Output line regulation
Load transient response
Output voltage ripple
Input voltage ripple
Start-up
Switching frequency
4.1 Input / Output Connections
The TPS54526EVM-608 is provided with input/output connectors and test points as shown in Table 4-1. A power
supply capable of supplying 3 A must be connected to J1 through a pair of 20 AWG wires. The load must be
connected to J2 through a pair of 20 AWG wires. The maximum load current capability is 5.5 A. Wire lengths
must be minimized to reduce losses in the wires. Test point TP1 provides a place to monitor the VIN input
voltages with TP2 providing a convenient ground reference. TP7 is used to monitor the output voltage with TP8
as the ground reference.
6
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Test Setup and Results
Table 4-1. Connection and Test Points
Reference Designator
Function
J1
VIN (see Table 1-1 for VIN range)
J2
VOUT, 1.05 V at 5.5 A maximum
JP1
EN control. Connect EN to OFF to disable, connect EN to ON to enable.
TP1
VIN test point at VIN connector
TP2
GND test point at VIN
TP3
EN test point
TP4
Analog ground test point
TP5
Switch node test point
TP6
Power good test point
TP7
Output voltage test point
TP8
Ground test point at output connector
4.2 Start-Up Procedure
1. Make sure the jumper at JP1 (Enable control) is set from EN to OFF.
2. Apply appropriate VIN voltage to VIN and PGND terminals at J1.
3. Move the jumper at JP1 (Enable control) to cover EN and ON. The EVM will enable the output voltage.
4.3 Efficiency
Figure 4-1 shows the efficiency for the TPS54526EVM-608 at an ambient temperature of 25°C.
100
90
80
Efficiency (%)
70
60
50
40
30
20
VIN = 5 V
VIN = 12 V
VIN = 18 V
10
0
0
0.5
1
1.5
2
2.5
3
Output Current (A)
3.5
4
4.5
5
5.5
G000
Figure 4-1. TPS54526EVM-608 Efficiency
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
7
Test Setup and Results
www.ti.com
4.4 Light-Load Efficiency
Figure 4-2 shows the efficiency at light loads for the TPS54526EVM-608 at an ambient temperature of 25°C.
100
90
80
Efficiency (%)
70
60
50
40
30
20
VIN = 5 V
VIN = 12 V
VIN = 18 V
10
0
0.001
0.01
0.1
1
Output Current (A)
G001
Figure 4-2. TPS54526EVM-608 Light-Load Efficiency
4.5 Load Regulation
The load regulation for the TPS54526EVM-608 is shown in Figure 4-3.
1.2
VIN = 5 V
VIN = 12 V
1
Output Voltage Deviation (%)
0.8
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
−1
−1.2
0
0.5
1
1.5
2
2.5
3
Output Current (A)
3.5
4
4.5
5
5.5
G003
Figure 4-3. TPS54526EVM-608 Load Regulation
8
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Test Setup and Results
4.6 Line Regulation
The line regulation for the TPS54526EVM-608 is shown in Figure 4-4.
1
0.8
Output Voltage Deviation (%)
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
IOUT = 2.5 A
−1
4.5
6
7.5
9
10.5
12
Input Voltage (V)
13.5
15
16.5
18
G002
Figure 4-4. TPS54526EVM-608 Line Regulation
4.7 Load Transient Response
The TPS54526EVM-608 response to load transient is shown in Figure 4-5. The current step is from 1.25 A to
3.75 A (25% to 75% of rated load). Total peak-to-peak output voltage variation is as shown.
VOUT = 20 mV/div (ac coupled)
Load Current = 1 A/div
Load step = 1.25 A to 3.75 A
Slew rate = 100 mA / µsec
Time = 200 µs/div
Figure 4-5. TPS54526EVM-608 Load Transient Response
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
9
Test Setup and Results
www.ti.com
4.8 Output Voltage Ripple
The TPS54526EVM-608 output voltage ripple is shown in Figure 4-6. The output current is the rated full load of
5.5 A.
VOUT = 20 mV/div (ac coupled)
SW = 5 V/div
Time = 1 µs/div
Figure 4-6. TPS54526EVM-608 Output Voltage Ripple
4.9 Input Voltage Ripple
The TPS54526EVM-608 input voltage ripple is shown in Figure 4-7. The output current is the rated full load of
5.5 A.
VIN = 50 mV/div (ac coupled)
SW = 5 V/div
Time = 1 µs/div
Figure 4-7. TPS54526EVM-608 Input Voltage Ripple
10
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Test Setup and Results
4.10 Start-Up
The TPS54526EVM-608 start-up waveform relative to VIN is shown in Figure 4-8.
VIN = 10 V/div
SS = 5 V/div
VOUT = 1 V/div
Time = 1 ms/div
Figure 4-8. TPS54526EVM-608 Start Up
The TPS54526EVM-608 start-up waveform relative to enable (EN) is shown in Figure 4-9.
EN = 10 V/div
VREG5 = 5 V/div
VOUT = 1 V/div
Time = 1 ms/div
Figure 4-9. TPS54526EVM-608 Start-Up Relative to Enable
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
11
Board Layout
www.ti.com
5 Board Layout
This section provides description of the TPS54526EVM-608, board layout, and layer illustrations.
5.1 Layout
The board layout for the TPS54526EVM-608 is shown in Figure 5-1 through Figure 5-6. The top layer contains
the main power traces for VIN, VO, and ground, and connections for the pins of the TPS54526 and a large area
filled with ground. Many of the signal traces are also located on the top side. The input decoupling capacitor are
located as close to the IC as possible. The input and output connectors, test points, and most of the components
are located on the top side. R3, the 0-Ω resistor that connects VIN to VCC and R4, and the power good pullup
are located on the back side. Analog ground and power ground are connected at a single point on the top layer
near pin 5 of the TPS54526. The internal layer 1 is a split plane containing analog and power grounds. The
internal layer 2 is primarily power ground. There are also a fill area of VIN and a trace routing VCC to the enable
control jumper JP1. The bottom layer is primarily analog ground. There are also traces to connect VIN to VCC
through R3, traces for the power good signal, and the feedback trace from VOUT to the voltage setpoint divider
network.
Figure 5-1. Top Assembly
12
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Board Layout
Figure 5-2. Top Layer
Figure 5-3. Internal Layer 1
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
13
Board Layout
www.ti.com
Figure 5-4. Internal Layer 2
Figure 5-5. Bottom Layer as Seen from Back Side
14
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
www.ti.com
Schematic, Bill of Materials and Reference
Figure 5-6. Bottom Assembly as Seen from Back Side
6 Schematic, Bill of Materials and Reference
This section presents the TPS54526EVM-608 schematic, bill of materials, and reference.
6.1 Schematic
Figure 6-1 is the schematic for the TPS54526EVM.
Figure 6-1. TPS54526EVM-608 Schematic Diagram
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
15
Schematic, Bill of Materials and Reference
www.ti.com
6.2 Bill of Materials
Table 6-1. Bill of Materials
REFDES
QTY
VALUE
DESCRIPTION
C1, C3
2
SIZE
PART NUMBER
MFR
10 µF
Capacitor, ceramic, 25 V, X5R, 20%
1210
C3225X5R1E106M
C11
TDK
0
Open
Capacitor, ceramic
1206
Std
Std
C2, C8
0
Open
Capacitor, ceramic
0603
Std
Std
C4, C7
2
0.1 µF
Capacitor, ceramic, 50 V, X7R, 10%
C5
1
8200 pF
Capacitor, ceramic, 25 V, X7R , 10%
0603
Std
Std
C6
1
1.0 µF
Capacitor, ceramic, 16 V, X7R, 10%
0603
Std
Std
C9, C10
2
22 µF
Capacitor, ceramic, 6.3 V, X5R, 20%
1206
C3216X5R0J226M
TDK
J1, J2
2
ED555/2DS
Terminal Block, 2-pin, 6 A, 3.5 mm
0.27 × 0.25 in
ED555/2DS
Sullins
JP1
1
PEC03SAAN
Header, Male 3-pin, 100 mil spacing
0.100 in × 3
PEC03SAAN
Sullins
L1
1
1.5 µH
Inductor, SMT, 11 A, 9.7 mΩ
0.256 × 0.280 in
SPM6530T-1R5M100
TDK
R1
1
8.25 kΩ
Resistor, chip, 1/16W, 1%
0603
Std
Std
R2
1
22.1 kΩ
Resistor, chip, 1/16W, 1%
0603
Std
Std
R3
1
0Ω
Resistor, chip, 1/16W, 1%
0603
Std
Std
R4
1
100 kΩ
Resistor, chip, 1/16W, 1%
0603
Std
Std
R5
0
Open
Resistor, chip, 1/16W, 1%
0603
Std
Std
TP1, TP3, TP5,
TP6, TP7
5
5000
Test point, red, thru hole color keyed
0.100 × 0.100 in
5000
Keystone
TP2, TP5, TP8
3
5001
Test point, black, thru hole color keyed
0.100 × 0.100 in
5001
Keystone
U1
1
TPS54526PWP
TPS54526PWP
TI
929950-00
3M
HPA608
Any
IC, 5.5-A Output Single Sync. Step-Down
–
1
Shunt, 100 mil, black
–
1
PCB, 2.76 in × 1.97 in × 0.062 in
0.100
6.3 Reference
TPS54526 Single Synchronous Converter with Integrated High Side and Low Side MOSFET Data Sheet
7 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision * (May 2012) to Revision A (August 2021)
Page
• Updated the numbering format for tables, figures, and cross-references throughout the document. ................3
• Updated the user's guide title............................................................................................................................. 3
• Edited user's guide for clarity..............................................................................................................................3
16
TPS54526 Step-Down Converter Evaluation Module User's Guide
Copyright © 2022 Texas Instruments Incorporated
SLVU642A – MAY 2012 – REVISED AUGUST 2021
Submit Document Feedback
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated