7EQTPI
&Y]
4VSHYGX
*SPHIV
8IGLRMGEP
(SGYQIRXW
7YTTSVX
'SQQYRMX]
8SSPW
7SJX[EVI
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
1 Features
3 Description
•
The TPS562219 and TPS563219 are simple, easy-touse, 2-A, 3 -A synchronous step-down converters in 8
pin SOT-23 package.
1
•
•
•
•
•
•
•
•
•
•
•
•
•
TPS562219: 2-A Converter With Integrated
133-m and 80-m FETs
TPS563219: 3-A Converter With Integrated
68-m and 39-m FETs
D-CAP2™ Mode Control with 650-kHz Switching
Frequency
Input Voltage Range: 4.5 V to 17 V
Output Voltage Range: 0.76 V to 7 V
650-kHz Switching Frequency
Low Shutdown Current Less than 10 µA
1% Feedback Voltage Accuracy (25°C)
Startup from Pre-Biased Output Voltage
Cycle By Cycle Overcurrent Limit
Hiccup-mode Under Voltage Protection
Non-latch OVP, UVLO and TSD Protections
Adjustable Soft Start
Power Good Output
These switch mode power supply (SMPS) devices
employ D-CAP2™ mode control providing a fast
transient response and supporting both low
equivalent series resistance (ESR) output capacitors
such as specialty polymer and ultra-low ESR ceramic
capacitors
with
no
external
compensation
components.
The devices always operate in continuous conduction
mode, which reduces the output ripple voltage in light
load compared to discontinuous conduction mode .
The TPS562219 and TPS563219 are available in a 8pin 1.6 × 2.9 (mm) SOT (DDF) package, and
specified from –40°C to 85°C of ambient temperature.
Device Information(1)
2 Applications
•
•
•
•
The devices are optimized to operate with minimum
external component counts and also optimized to
achieve low standby current.
PART NUMBER
Digital TV Power Supply
High Definition Blu-ray Disc™ Players
Networking Home Terminal
Digital Set Top Box (STB)
TPS562219
TPS563219
PACKAGE
DDF(8)
BODY SIZE (NOM)
1.60 mm × 2.90 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Simplified Schematic
TPS562219 Transient Response
847
847
:398
:&78
7;
)2
:-2
:*&
4+
77
+2(
:398
)2
:3 !Q:HMZ EGGSYTPIH
-3 !Q% HMZ
:-2
0SEHWXIT! % %
7PI[VEXI!Q% WIG
8MQI!WIGHMZ
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Simplified Schematic.............................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
1
2
3
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
4
4
4
4
5
6
7
9
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions .......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Timing Requirements ................................................
Typical Characteristics: TPS562219.........................
Typical Characteristics: TPS563219.........................
Detailed Description ............................................ 11
8.1 Overview ................................................................. 11
8.2 Functional Block Diagram ...................................... 11
8.3 Feature Description................................................. 11
8.4 Device Functional Modes........................................ 13
9
Application and Implementation ........................ 14
9.1 Application Information............................................ 14
9.2 Typical Application ................................................. 14
10 Power Supply Recommendations ..................... 22
11 Layout................................................................... 22
11.1 Layout Guidelines ................................................. 22
11.2 Layout Example .................................................... 22
12 Device and Documentation Support ................. 23
12.1
12.2
12.3
12.4
Related Links ........................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
23
23
23
23
13 Mechanical, Packaging, and Orderable
Information ........................................................... 23
5 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (February 2015) to Revision A
Page
•
Changed Thermal Metric data from 103.6, 47.0, 8.7, 7.4, 8.6 °C/W to 87.0, 41.6, 14.6, 4.7, 14.6 °C/W respectively,
for TPS563219DDF ............................................................................................................................................................... 4
•
Changed IVFB spec UNIT from "mA" to "µA" .......................................................................................................................... 5
2
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
6 Pin Configuration and Functions
DDF Package
8 Pin SOT
Top View
+2(
7;
)2
:-2
:*&
4+
77
:&78
Pin Functions
PIN
NAME
DESCRIPTION
NO.
1
Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect
sensitive VFB to this GND at a single point.
SW
2
Switch node connection between high-side NFET and low-side NFET.
VIN
3
Input voltage supply pin. The drain terminal of high-side power NFET.
GND
PG
4
Power good open drain output
SS
5
Soft-start control. An external capacitor should be connected to GND.
VFB
6
Converter feedback input. Connect to output voltage with feedback resistor divider.
EN
7
Enable input control. Active high and must be pulled up to enable the device.
VBST
8
Supply input for the high-side NFET gate drive circuit. Connect 0.1 µF capacitor between VBST and SW pins.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
7 Specifications
7.1 Absolute Maximum Ratings
TJ = -40°C to 150°C (unless otherwise noted)
(1)
VIN, EN
Input voltage range
MIN
MAX
UNIT
–0.3
19
V
VBST
–0.3
25
V
VBST (10 ns transient)
–0.3
27.5
V
VBST (vs SW)
–0.3
6.5
V
VFB, PG
–0.3
6.5
V
SS
–0.3
5.5
V
SW
–2
19
V
–3.5
21
V
Operating junction temperature, TJ
SW (10 ns transient)
–40
150
°C
Storage temperature, Tstg
–55
150
°C
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic
discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged device model (CDM), per JEDEC specification JESD22-C101 (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
TJ = –40°C to 150°C (unless otherwise noted)
VIN
MIN
MAX
4.5
17
VBST
–0.1
23
VBST (10 ns transient)
–0.1
26
VBST(vs SW)
–0.1
6
EN
–0.1
17
VFB, PG
–0.1
5.5
SS
–0.1
5
SW
–1.8
17
SW (10 ns transient)
–3.5
20
–40
85
Supply input voltage range
Input voltage range
VI
TA
Operating free-air temperature
UNIT
V
V
°C
7.4 Thermal Information
THERMAL METRIC (1)
TPS562219
TPS563219
DDF (8 PINS)
UNIT
R
JA
Junction-to-ambient thermal resistance
106.1
87.0
°C/W
R
JC(top)
Junction-to-case (top) thermal resistance
49.1
41.6
°C/W
R
JB
°C/W
Junction-to-board thermal resistance
10.9
14.6
JT
Junction-to-top characterization parameter
8.6
4.7
°C/W
JB
Junction-to-board characterization parameter
10.8
14.6
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
7.5 Electrical Characteristics
TJ = –40°C to 150°C, VIN = 12 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
650
900
µA
3
10
µA
0.6
V
900
k
SUPPLY CURRENT
IVIN
Operating – non-switching supply current
VIN current, TA = 25°C, EN = 5V, VFB = 0.8 V
IVINSDN
Shutdown supply current
VIN current, TA = 25°C, EN = 0 V
LOGIC THRESHOLD
VENH
EN high-level input voltage
EN
VENL
EN low-level input voltage
EN
1.6
V
REN
EN pin resistance to GND
VEN = 12 V
225
450
765
VFB VOLTAGE AND DISCHARGE RESISTANCE
VFBTH
VFB threshold voltage
VFB input current
IVFB
TA = 25°C, VO = 1.05 V
757
TA = 0°C to 85°C, VO = 1.05 V (1)
753
777
TA = -40°C to 85°C, VO = 1.05 V (1)
751
779
VFB = 0.8V, TA = 25°C
0
773
±0.1
mV
µA
MOSFET
RDS(on)h
High side switch resistance
RDS(on)l
Low side switch resistance
TA = 25°C, VBST – SW = 5.5 V, TPS562219
133
TA = 25°C, VBST – SW = 5.5 V, TPS563219
68
TA = 25°C, TPS562219
80
TA = 25°C, TPS563219
39
m
m
CURRENT LIMIT
Current limit
Iocl
(1)
DC current, VOUT = 1.05V, L1 = 2.2 µH,
TPS562219
2.5
3.2
4.3
DC current, VOUT = 1.05V, L1 = 1.5 µH,
TPS563219
3.5
4.2
5.3
A
THERMAL SHUTDOWN
TSDN
Thermal shutdown threshold (1)
Shutdown temperature
155
Hysteresis
°C
35
SOFT START
Iss
SS charge current
Vss = 0.5 V
4.2
6
SS discharge current
Vss = 0.5 V, EN = L
0.75
1.3
VFB rising (Good)
85%
90%
7.8
µs
mA
POWER GOOD
VTHPG
PG threshold
IPG
PG sink current
VFB falling (Fault)
PG = 0.5 V
95%
85%
0.5
1
mA
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION
125%x
Vfbth
VOVP
Output OVP threshold
OVP Detect
VUVP
Output UVP threshold
Hiccup detect
THiccupOn
Hiccup Power On Time
1
THiccupOff
Hiccup Power Off Time
7
65%x
Vfbth
ms
UVLO
UVLO
(1)
UVLO threshold
Wake up VIN voltage
3.45
3.75
4.05
Hysteresis VIN voltage
0.13
0.32
0.55
V
Not production tested.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
5
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
7.6 Timing Requirements
MIN
TYP
MAX
UNIT
ON-TIME TIMER CONTROL
tON
On time
VIN = 12 V, VO = 1.05 V
150
tOFF(MIN)
Minimum off time
TA = 25°C, VFB = 0.5 V
260
6
Submit Documentation Feedback
ns
310
ns
Copyright © 2015, Texas Instruments Incorporated
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
7.7 Typical Characteristics: TPS562219
VIN = 12V (unless otherwise noted)
.YRGXMSR8IQTIVEXYVI '
Figure 1. Supply Current vs Junction Temperature
.YRGXMSR8IQTIVEXYVI '
'
'
Figure 2. VIN Shutdown Current vs Junction Temperature
.YRGXMSR8IQTIVEXYVI '
)2-RTYX:SPXEKI :
'
Figure 3. VFB Voltage vs Junction Temperature
'
Figure 4. EN Current vs EN Voltage
:SYX!:
:SYX!:
:SYX! :
3YXTYX'YVVIRX %
Figure 5. Efficiency vs Output Current
Copyright © 2015, Texas Instruments Incorporated
:SYX!:
:SYX! :
'
3YXTYX'YVVIRX %
'
Figure 6. Efficiency vs Output Current (V I= 5V)
Submit Documentation Feedback
7
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
Typical Characteristics: TPS562219 (continued)
VIN = 12V (unless otherwise noted)
:S!:
:S!:
:S!:
-RTYX:SPXEKI :
Figure 7. Switching Frequency vs Input Voltage
8
:S!:
:S!:
:S!:
Submit Documentation Feedback
'
3YXTYX'YVVIRX %
'
Figure 8. Switching Frequency vs Output Current
Copyright © 2015, Texas Instruments Incorporated
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
7.8 Typical Characteristics: TPS563219
.YRGXMSR8IQTIVEXYVI '
Figure 9. Supply Current vs Junction Temperature
.YRGXMSR8IQTIVEXYVI '
'
'
Figure 10. VIN Shutdown Current vs Junction Temperature
.YRGXMSR8IQTIVEXYVI '
)2-RTYX:SPXEKI :
'
Figure 11. VFB Voltage vs Junction Temperature
'
Figure 12. EN Current vs EN Voltage
:SYX!:
:SYX!:
3YXTYX'YVVIRX %
Figure 13. Efficiency vs Output Current
Copyright © 2015, Texas Instruments Incorporated
:SYX!:
:SYX! :
:SYX! :
'
3YXTYX'YVVIRX %
'
Figure 14. Efficiency vs Output Current (VI = 5V)
Submit Documentation Feedback
9
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
Typical Characteristics: TPS563219 (continued)
:S!:
:S!:
:S!:
:S!:
-RTYX:SPXEKI :
Figure 15. Switching Frequency vs Input Voltage
10
:S!:
:S!:
Submit Documentation Feedback
'
3YXTYX'YVVIRX %
'
Figure 16. Switching Frequency vs Output Current
Copyright © 2015, Texas Instruments Incorporated
TPS562219, TPS563219
SLVSCM7A – FEBRUARY 2015 – REVISED AUGUST 2015
8 Detailed Description
8.1 Overview
The TPS562219 and TPS563219 are 2-A, 3-A synchronous step-down converters. The proprietary D-CAP2™
mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic
capacitors without complex external compensation circuits. The fast transient response of D-CAP2™ mode
control can reduce the output capacitance required to meet a specific level of performance.
8.2 Functional Block Diagram
)2
:9:4
:3:4
9:4
,MGGYT
'SRXVSP0SKMG
3:4
77
6IJ
7SJX7XEVX
77
:-2
:&78
7;
+2(
:6)+
6IKYPEXSV
9:03
:*&
:SPXEKI
6IJIVIRGI
4;1
,7
8SR
3RI7LSX
