TPS564252, TPS564255, TPS564257
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
TPS56425x 采用 SOT-563 封装的 3V 至 17V 输入、4A 同步降压转换器
1 特性
2 应用
• 专用于多种应用
– 3V 至 17V 输入电压范围
– 0.6V 至 10V 输出电压范围
– 0.6V 基准电压
– 25°C 时，基准精度为 ±1%
– 在 -40°C 至 125°C 温度范围内，基准精度为
±1.5%
– 集成 55.0mΩ 和 24.3mΩ MOSFET
– 100 µA 低静态电流
– 600kHz 开关频率
– 以最大 97% 的高占空比运行
– 精密 EN 阈值电压
– 1.6 ms 固定软启动时间（典型值）
• 解决方案尺寸小巧且易于使用
– 轻负载下 TPS564252 采用 Eco-mode，
TPS564257 采用 FCCM 模式，TPS564255 采
用 OOA 模式
– D-CAP3™ 控制模式
– 通过集成自举电容器轻松布局
– 支持带预偏置输出的启动
– 开漏电源正常状态指示器
– 非锁存 OV、OT 和 UVLO 保护
– UV 保护的断续模式
– 逐周期 OC 和 NOC 保护
– 1.6mm × 1.6mm SOT-563 封装
• 使用 TPS564252 并借助 WEBENCH® Power
Designer 创建定制设计方案
• 使用 TPS564255 并借助 WEBENCH® Power
Designer 创建定制设计方案
• 使用 TPS564257 并借助 WEBENCH® Power
Designer 创建定制设计方案
•
•
•
•
•
WLAN/Wi-Fi 接入点、开关、路由器
专业音频、监控、无人机
电视、STB 和 DVR、智能扬声器
固态硬盘
电表
3 说明
TPS56425x 是一款简单、易用、高效率、高功率密度
的同步降压转换器，输入电压范围为 3V 至 17V，在
0.6V 至 10V 的输出电压范围内，支持高达 4A 的持续
输出电流。
TPS56425x 采用 D-CAP3 控制模式提供快速瞬态响应
并支持低 ESR 输出电容器，无需外部补偿。该器件支
持 高 达 97% 的 占 空 比 运 行 。 Integrated bootstrap
capacitor helps achieve single layer PCB and can
save total BOM cost.
TPS564252 在 Eco-mode 下运行，可在轻负载时保持
高效率。TPS564257 在 FCCM 模式下运行，可在所有
负载条件下保持相同的频率和较低的输出纹波。
TPS564255 在 OOA 模式下运行，可防止产生音频噪
声 。 该 器 件 集 成 了 全 面 的 断 续 模 式 OVP 、 OCP 、
UVLO、OTP 和 UVP 保护。
该器件采用 1.6mm x 1.6mm SOT-563 封装。额定结温
范围为 -40°C 至 125°C。
器件信息
器件型号
(1)
TPS564252
ECO
TPS564255
OOA
TPS564257
FCCM
SW
CIN
EN
100%
2
VCC
5
EN
PG
4
3
GND
FB
6
90%
VOUT
RFBT
RFBB
80%
70%
COUT
Efficiency
VIN
DRL（SOT-563，
6）
如需了解所有可用封装，请参阅数据表末尾的可订购产品附
录。
L
1
VIN
封装(1)
模式
60%
50%
40%
Vout=1.05V
Vout=3.3V
Vout=5V
Vout=10V
30%
20%
简化版应用
10%
0
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
TPS564252 在 VIN = 12V 时的效率
本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问
www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
Table of Contents
1 特性................................................................................... 1
2 应用................................................................................... 1
3 说明................................................................................... 1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 4
6.1 Absolute Maximum Ratings........................................ 4
6.2 ESD Ratings............................................................... 4
6.3 Recommended Operating Conditions.........................4
6.4 Thermal Information....................................................5
6.5 Electrical Characteristics.............................................5
6.6 Typical Characteristics................................................ 7
7 Detailed Description...................................................... 11
7.1 Overview................................................................... 11
7.2 Functional Block Diagram......................................... 12
7.3 Feature Description...................................................12
7.4 Device Functional Modes..........................................14
8 Application and Implementation.................................. 16
8.1 Application Information............................................. 16
8.2 Typical Application.................................................... 16
8.3 Power Supply Recommendations.............................22
8.4 Layout....................................................................... 22
9 Device and Documentation Support............................24
9.1 Device Support......................................................... 24
9.2 接收文档更新通知..................................................... 24
9.3 支持资源....................................................................24
9.4 Trademarks............................................................... 24
9.5 静电放电警告............................................................ 24
9.6 术语表....................................................................... 24
10 Mechanical, Packaging, and Orderable
Information.................................................................... 24
4 Revision History
注：以前版本的页码可能与当前版本的页码不同
Changes from Revision * (December 2022) to Revision A (May 2023)
Page
• 将状态从“预告信息”更改为“量产数据”....................................................................................................... 1
2
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
5 Pin Configuration and Functions
VIN
1
6
FB
SW
2
5
EN
GND
3
4
PG
图 5-1. 6-Pin SOT563 DRL Package (Top View)
表 5-1. Pin Functions
Pin
(1)
Type(1)
Description
Name
NO.
VIN
1
P
Input voltage supply pin. Connect the input decoupling capacitors between VIN and GND.
SW
2
P
Switch node pin. Connect the output inductor to this pin.
GND
3
G
GND pin for the controller circuit and the internal circuitry.
PG
4
A
Open-drain power-good indicator.
EN
5
A
Enable control input. Driving EN high enables the converter.
FB
6
A
Converter feedback input. Connect to output voltage with a feedback resistor divider.
A = Analog, P = Power, G = Ground
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
3
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6 Specifications
6.1 Absolute Maximum Ratings
Over operating free-air temperature range (unless otherwise noted)(1)
MIN
MAX
VIN
–0.3
18
FB, EN, PG
–0.3
6
GND
–0.3
0.3
–2
18
–5.5
20
Operating junction temperature, TJ
–40
150
°C
Storage temperature, Tstg
–55
150
°C
Pin
voltage(2)
SW
SW (transient < 20 ns)
(1)
(2)
UNIT
V
Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply
functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If
used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully
functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
All voltage values are with respect to the network ground pin.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1), all pins
±2000
Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
Over operating free-air temperature range (unless otherwise noted)
MIN
VIN
Pin voltage
Output current
Temperature
4
Submit Document Feedback
NOM
MAX
3
17
FB, EN, PG
–0.1
5.5
GND
–0.1
0.1
SW
–1
17
SW (transient < 20 ns)
–5
18
0
4
Operating junction temperature, TJ
–40
125
Storage temperature, Tstg
–40
150
IOUT
UNIT
V
A
°C
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6.4 Thermal Information
DRL (SOT-563)
THERMAL METRIC(1)
6 PINS
RθJA (2)
Junction-to-ambient thermal resistance
RθJA_effective
(3)
Junction-to-ambient thermal resistance on EVM board
RθJC(top)
RθJB
ψJT
ψJB
(1)
(2)
(3)
UNIT
137.4
°C/W
74
°C/W
Junction-to-case (top) thermal resistance
58.8
°C/W
Junction-to-board thermal resistance
29.8
°C/W
Junction-to-top characterization parameter
1.3
°C/W
Junction-to-board characterization parameter
29.4
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
The value of RθJA given in this table is only valid for comparison with other packages and can not be used for design purposes. These
values were simulated on a standard JEDEC board. These values do not represent the performance obtained in an actual application.
This RθJA_effective is tested on TPS564252EVM board (2 layer, copper thickness is 2-oz) at VIN = 12 V, VOUT =5 V, IOUT = 4A, TA =
25°C.
6.5 Electrical Characteristics
TJ = –40°C to 125°C, VIN = 12 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
INPUT SUPPLY VOLTAGE
VIN
Input voltage range
IVIN
VIN
VIN supply current
IINSDN
VIN shutdown current
3
17
V
No load, VEN = 5 V, VFB = 0.65 V, non-switching, ECO
version
100
µA
No load, VEN = 5 V, VFB = 0.65 V, non-switching,
FCCM version
370
µA
No load, VEN = 5 V, VFB = 0.65 V, non-switching, OOA
version
370
µA
2
µA
No load, VEN = 0 V
UVLO
Input undervoltage lockout
threshold
VIN_UVLO
Rising threshold
2.80
2.92
3.00
Falling threshold
2.60
2.72
2.80
Hysteresis
200
V
V
mV
FEEDBACK VOLTAGE
VREF
FB voltage
TJ = 25°C
594
600
606
mV
TJ = –40°C to 125°C
591
600
609
mV
INTEGRATED POWER MOSFETS
RDSON_HS
RDSON_LS
High-side MOSFET onresistance
TJ = 25°C, VIN ≥ 5 V
55.0
mΩ
TJ = 25°C, VIN = 3 V (1)
67.5
mΩ
Low-side MOSFET onresistance
TJ = 25°C, VIN ≥ 5 V
24.3
mΩ
TJ = 25°C, VIN = 3 V
30.2
mΩ
600
kHz
60
ns
110
ns
SWITCHING FREQUENCY
fsw
Switching frequency
TJ = 25°C, VOUT = 3.3 V
tON(MIN) (1)
Minimum on time
TJ = 25°C
Minimum off time
VFB = 0.5 V
tOFF(MIN)
(1)
LOGIC THRESHOLD
VENH
EN threshold high level
Rising enable threshold
1.15
1.19
1.25
V
VENL
EN threshold low level
Falling disable threshold
0.90
1.00
1.10
V
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6.5 Electrical Characteristics (continued)
TJ = –40°C to 125°C, VIN = 12 V (unless otherwise noted)
PARAMETER
VENHYS
EN hystersis
REN
EN pulldown resistor
TEST CONDITIONS
MIN
Hysteresis
TYP
MAX
UNIT
190
mV
2
MΩ
CURRENT LIMIT
IOCL_LS
Overcurrent threshold
INOC
Negative overcurrent
threshold
Valley current set point
4.1
5.5
6.7
A
1.7
2.4
2.8
A
SOFT START
tSS
Internal soft start time
1.6
ms
OUTPUT OVERVOLTAGE AND UNDERVOLTAGE PROTECTION
VOVP
OVP trip threshold
tOVPDLY
OVP prop deglitch
VUVP
UVP trip threshold
tUVPDLY
UVP prop deglitch
tUVPEN
Hiccup enable delay time
VFB rising
110%
115%
VFB falling
55%
60%
120%
24
UVP detect
μs
65%
220
μs
14
ms
POWER GOOD
FB falling, PG from high to low
80%
85%
90%
FB rising, PG from low to high
85%
90%
95%
FB falling, PG from low to high
105%
110%
115%
FB rising, PG from high to low
110%
115%
120%
VPGTH
Power good threshold
VPG(OL)
PG pin output low-level
voltage
IPG(LKG)
PG pin leakage current when
VPG = 5.5 V
open drain output is high
tPG(R)
PG delay going from low to
high
1
ms
tPG(F)
PG delay going from high to
low
28
μs
IOL = 4 mA
0.4
1
V
μA
THERMAL SHUTDOWN
TSDN (1)
TOTPHSY
(1)
6
(1)
Thermal shutdown threshold
Shutdown temperature
155
Hysteresis
20
°C
Specified by design
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6.6 Typical Characteristics
120
480
110
440
100
400
IVIN(uA)
IVIN (uA)
TJ = –40°C to 125°C, VIN = 12 V (unless otherwise noted)
90
360
80
320
70
280
60
-40
-20
0
20
40
60
80
100
Junction Temperature (oC)
120
240
-40
140
480
1.22
440
1.21
400
1.2
360
320
280
240
-40
0
20
40
60
80
100
Junction Temperature (oC)
120
140
120
140
120
140
图 6-2. TPS564257 Quiescent Current
VEN(ON) (V)
IVIN(uA)
图 6-1. TPS564252 Quiescent Current
-20
1.19
1.18
1.17
-20
0
20
40
60
80
100
Junction Temperature (oC)
120
1.16
-40
140
图 6-3. TPS564255 Quiescent Current
-20
0
20
40
60
80
100
Junction Temperature (oC)
图 6-4. Enable On Threshold Voltage
34
1.11
32
1.08
RDS(ON)LS (mohm)
VEN(OFF) (V)
30
1.05
1.02
0.99
26
24
22
0.96
0.93
-40
28
20
-20
0
20
40
60
80
100
Junction Temperature (oC)
图 6-5. Enable Off Threshold Voltage
120
140
18
-40
-20
0
20
40
60
80
100
Junction Temperature (C)
图 6-6. Low-Side RDS(ON)
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
7
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6.6 Typical Characteristics (continued)
TJ = –40°C to 125°C, VIN = 12 V (unless otherwise noted)
80
0.603
75
0.602
65
Vref (V)
RDS(ON)HS (mohm)
70
60
55
50
0.601
0.6
0.599
45
40
-40
-20
0
20
40
60
80
100
Junction Temperature (C)
120
0.598
-40
140
-20
0
800
650
720
600
640
Frequency (KHz)
Frequency (KHz)
700
550
500
450
400
Vout=1.05V
Vout=3.3V
Vout=5V
300
3
4
5
6
7
8
480
400
320
240
0
0.001
9 10 11 12 13 14 15 16 17
Vin(V)
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 3 4
图 6-10. TPS564252 Frequency vs Loading,
VIN = 12 V
700
1000
700
650
500
Frequency (KHz)
600
Frequency (KHz)
Vout=1.05V
Vout=3.3V
Vout=5V
80
图 6-9. Frequency vs Input Voltage,
IOUT = 4 A
550
500
450
Vout=1.05V
Vout=3.3V
Vout=5V
400
350
0
0.5
1
1.5
2
Iout(A)
2.5
3
图 6-11. TPS564257 Frequency vs Loading,
VIN = 12 V
Submit Document Feedback
3.5
300
200
100
70
Vout=1.05V
Vout=3.3V
Vout=5V
50
30
300
8
140
560
160
250
2
120
图 6-8. VREF Voltage
图 6-7. High-Side RDS(ON)
350
20
40
60
80
100
Junction Temperature (oC)
4
20
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-12. TPS564255 Frequency vs Loading,
VIN = 12 V
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6.6 Typical Characteristics (continued)
100%
90%
80%
100%
70%
80%
60%
70%
90%
Efficiency
Efficiency
TJ = –40°C to 125°C, VIN = 12 V (unless otherwise noted)
50%
40%
30%
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
40%
Vin=3V
Vin=6V
Vin=12V
20%
10%
0
0.001
2 34
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-13. TPS564252 Efficiency at 1.05 VOUT with a 1.5-μH
Inductor
图 6-14. TPS564257 Efficiency at 1.05 VOUT with a 1.5-μH
Inductor
100%
100%
90%
90%
80%
80%
70%
70%
60%
60%
50%
40%
30%
10%
0
0.001
50%
40%
30%
Vin=3V
Vin=6V
Vin=12V
20%
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
20%
Vin=6V
Vin=12V
10%
0
0.001
2 34
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-15. TPS564255 Efficiency at 1.05 VOUT with a 1.5-μH
Inductor
图 6-16. TPS564252 Efficiency at 3.3 VOUT with a 3.3-μH
Inductor
100%
100%
90%
90%
80%
80%
70%
70%
60%
60%
Efficiency
Efficiency
50%
30%
Vin=3V
Vin=6V
Vin=12V
Efficiency
Efficiency
20%
0.001
60%
50%
40%
30%
40%
30%
20%
Vin=6V
Vin=12V
10%
0
0.001
50%
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-17. TPS564257 Efficiency at 3.3 VOUT with a 3.3-μH
Inductor
20%
Vin=6V
Vin=12V
10%
0
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-18. TPS564255 Efficiency at 3.3 VOUT with a 3.3-μH
Inductor
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
6.6 Typical Characteristics (continued)
TJ = –40°C to 125°C, VIN = 12 V (unless otherwise noted)
100%
90%
80%
Efficiency
70%
60%
50%
40%
30%
20%
Vin=6V
Vin=12V
10%
0
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-20. TPS564257 Efficiency at 5 VOUT with a 4.7-μH Inductor
100%
100%
90%
90%
80%
80%
70%
70%
60%
60%
Efficiency
Efficiency
图 6-19. TPS564252 Efficiency at 5 VOUT with a 4.7-μH Inductor
50%
40%
30%
20%
Vin=6V
Vin=12V
10%
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
0
0.001
90%
90%
80%
80%
70%
70%
60%
60%
Efficiency
100%
40%
30%
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
50%
40%
30%
20%
Vin=12V
Vin=17V
10%
0
0.001
0.005
图 6-22. TPS564252 Efficiency at 10 VOUT with a 6.8-μH Inductor
100%
50%
Vin=12V
Vin=17V
10%
2 34
图 6-21. TPS564255 Efficiency at 5 VOUT with a 4.7-μH Inductor
Efficiency
40%
30%
20%
0
0.001
50%
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
20%
Vin=12V
Vin=17V
10%
0
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 6-23. TPS564257 Efficiency at 10 VOUT with a 6.8-μH Inductor 图 6-24. TPS564255 Efficiency at 10 VOUT with a 6.8-μH Inductor
10
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
7 Detailed Description
7.1 Overview
The TPS56425x is a 4-A integrated FET synchronous buck converter that operates from 3-V to 17-V input
voltage and 0.6-V to 10-V output voltage. This device also integrates the bootstrap capacitor in an internal IC,
which is helpful for easy layout. The device employs a D-CAP3 control mode that provides fast transient
response with no external compensation components and an accurate feedback voltage. The proprietary DCAP3 control mode enables low external component count, ease of design, and optimization of the power
design for cost, size and efficiency. The topology provides a seamless transition between CCM operating mode
at higher load condition and DCM operation mode at lighter load condition.
The Eco-mode version allows the TPS564252 to maintain high efficiency at light load. The FCCM version allows
the TPS564257 to maintain a fixed switching frequency and lower voltage output ripple. The OOA version allows
the TPS564255 to prevent audio noise generation. The TPS56425x is able to adapt to both low equivalent series
resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
11
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
7.2 Functional Block Diagram
UV threshold
6
UV
+
OV
VIN
OV threshold
VREF
+
VREGOK
+
FB
+
LDO
2.92 V /
2.72 V
Internal
VCC
+
SS
+PWM
+
Control Logic
Internal
BST
1 VIN
Internal
Compensation
Internal SS
Internal VCC
· On/Off time
· Minimum On/Off
· Light load
· OCP/OVP/UVP/TSD
· Soft-Start
· PG
Clock
EN
5
EN Threshold
+
2 SW
XCON
3 GND
+
OCL
155°C /20°C
+
THOK
+
ZC
PG 4
+
NOCL
7.3 Feature Description
7.3.1 PWM Operation and D-CAP3™ Control Mode
The main control loop of the buck is an adaptive on-time pulse width modulation (PWM) controller that supports
a proprietary D-CAP3 control mode. The D-CAP3 control mode combines adaptive on-time control with an
internal compensation circuit for pseudo-fixed frequency and low external component count configuration with
both low-ESR and ceramic output capacitors. The device is stable even with virtually no ripple at the output. The
TPS56425x also includes an error amplifier that makes the output voltage very accurate.
At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal
one-shot timer expires. This one-shot duration is set proportional to the output voltage, VOUT, and is inversely
proportional to the converter input voltage, VIN, to maintain a pseudo-fixed frequency over the input voltage
12
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
range, hence, it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is
turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit
is added to reference voltage to emulate the output ripple, enabling the use of very low-ESR output capacitors
such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is
required for D-CAP3 control mode.
7.3.2 Eco-mode Control
The TPS564252 is designed with advanced Eco-mode to maintain high light-load efficiency. As the output
current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point
that its ripple valley touches zero level, which is the boundary between continuous conduction and discontinuous
conduction mode. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load
current further decreases, the converter runs into discontinuous conduction mode. The on time is kept almost the
same as it was in continuous conduction mode so that it takes longer time to discharge the output capacitor with
smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional
to the load current, and keeps the light load efficiency high. Use the below equation to calculate the transition
point to the light load operation IOUT(LL) current.
IOUT(LL)
(V
1
u IN
2 u L u fSW
VOUT ) u VOUT
VIN
(1)
7.3.3 Soft Start and Prebiased Soft Start
The TPS56425x has an internal fixed 1.6-ms soft-start time. The EN default status is low. When the EN pin
becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.
If the output capacitor is prebiased at start-up, the devices initiate switching and start ramping up only after the
internal reference voltage becomes higher than the feedback voltage, VFB. This scheme makes sure that the
converter ramps up smoothly into the regulation point.
7.3.4 Overvoltage Protection
The TPS56425x has the overvoltage protection feature. When the output voltage becomes higher than the OVP
threshold, the OVP is triggered with a 24-μs deglitch time. Both the high-side MOSFET and the low-side
MOSFET drivers are turned off. When the overvoltage condition is removed, the device returns to switching.
7.3.5 Large Duty Operation
The TPS56425x can support large duty operations up to 97% by smoothly dropping down the switching
frequency. When VIN / VOUT < 1.6 and VFB is lower than internal VREF, the switching frequency is allowed to
smoothly drop to make tON extended to implement the large duty operation and improve the performance of the
load transient. Please refer frequency test waveform in 图 6-9. The minimum switching frequency is limited to
approximately 200 kHz.
7.3.6 Current Protection and Undervoltage Protection
The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch
current is monitored during the off state by measuring the low-side FET drain-to-source voltage. This voltage is
proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.
During the on time of the high-side FET switch, the switch current increases at a linear rate determined by the
following:
•
•
•
•
VIN
VOUT
On-time
Output inductor value
During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch
current is the load current, IOUT. If the monitored valley current is above the OCL level, the converter maintains a
low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
13
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
the current level becomes OCL level or lower. In subsequent switching cycles, the on time is set to a fixed value
and the current is monitored in the same manner.
There are some important considerations for this type of overcurrent protection. The load current is higher than
the overcurrent threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being
limited, the output voltage tends to fall as the demanded load current can be higher than the current available
from the converter, which can cause the output voltage to fall. When the FB voltage falls below the UVP
threshold voltage, the UVP comparator detects it and the device shuts down after the UVP delay time (typically
220 µs) and restarts after the hiccup wait time (typically 14 ms). After the device enters the hiccup cycling, the
hiccup on time is typically 2.2ms.
When the overcurrent condition is removed, the output voltage returns to the regulated value.
The TPS564257 is a FCCM mode part. In this mode, the device has negative inductor current at light loading.
The device has NOC (negative overcurrent) protection to avoid too large negative current. NOC protection
detects the valley of inductor current. When the valley value of inductor current exceeds the NOC threshold, the
device turns off the low-side FET then turns on the high-side FET. When the NOC condition is removed, the
device returns to normal switching.
Because the TPS564257 is a FCCM mode port, if the inductance is so small that the device trigger NOC, it
causes the output voltage to be higher than target value. The minimum inductance is identified as 方程式 2.
V
VOUT × 1 − VOUT
IN
L = 2 × Frequency × NOC
min
(2)
7.3.7 Undervoltage Lockout (UVLO) Protection
UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage,
the device is shut off. This protection is a non-latch protection.
7.3.8 Thermal Shutdown
The device monitors the temperature of itself. If the temperature exceeds the threshold value, the device is shut
off. This protection is a non-latch protection.
7.4 Device Functional Modes
7.4.1 Eco-mode Operation
The TPS564252 operates in Eco-mode, which maintains high efficiency at light loading. As the output current
decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point
where the rippled valley touches zero level, which is the boundary between continuous conduction and
discontinuous conduction mode. The rectifying MOSFET is turned off when the zero inductor current is detected.
As the load current further decreases, the converter runs into discontinuous conduction mode. The on time is
kept almost the same as it was in continuous conduction mode so that it takes longer time to discharge the
output capacitor with smaller load current to the level of the reference voltage. This action makes the switching
frequency lower, proportional to the load current, and keeps the light load efficiency high.
7.4.2 FCCM Mode Operation
The TPS564257 operates in forced CCM (FCCM) mode, which keeps the converter operating in continuous
current mode during light load conditions and allows the inductor current to become negative. During FCCM
mode, the switching frequency is maintained at an almost constant level over the entire load range, which is
suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of
lower efficiency under light load.
7.4.3 OOA Mode Operation
The TPS564255 is designed with Out-of-Audio™ (OOA) feature that keeps switching frequency above the
audible frequency region at light load or no load conditions. Once the converter determines that there is no
14
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
switching for longer than 30us, it turns on the low-side MOSFET which brings VFB lower than internal VREF and
initiates a new Ton cycle. This ensures that the switching frequency doesn’t go lower than 25kHz typical.
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
15
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
8 Application and Implementation
备注
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
8.1 Application Information
The device is a typical buck DC/DC converter that is typically used to convert a higher DC voltage to a lower DC
voltage with a maximum available output current of 4 A. The following design procedure can be used to select
component values for TPS56425x. Alternately, the WEBENCH Power Designer software can be used to
generate a complete design. The WEBENCH Power Designer software uses an iterative design procedure and
accesses a comprehensive database of components when generating a design. This section presents a
simplified discussion of the design process.
8.2 Typical Application
The application schematic in 图 8-1 was developed to meet the requirements in 表 8-1. This circuit is available
as the evaluation module (EVM). The sections provide the design procedure.
图 8-1 shows the TPS56425x 5-V to 17-V input, 1.05-V output converter schematic.
图 8-1. Schematic
8.2.1 Design Requirements
表 8-1 shows the design parameters for this application.
表 8-1. Design Parameters
Parameter
Conditions
MIN
TYP
MAX
Unit
VOUT
Output voltage
1.05
V
IOUT
Output current
4
A
ΔVOUT
Transient response
±3% × VOUT
V
VIN
Input voltage
VOUT(ripple)
Output voltage ripple
FSW
TA
0.4-A – 3.6-A load step, 0.8-A/μs
slew rate
5
CCM condition
12
17
V
10
mV
Switching frequency
0.6
MHz
Ambient temperature
25
°C
8.2.2 Detailed Design Procedure
8.2.2.1 Custom Design with WEBENCH® Tools
Click here to create a custom design using the TPS564252 device with the WEBENCH® Power Designer.
Click here to create a custom design using the TPS564257 device with the WEBENCH® Power Designer.
16
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
Click here to create a custom design using the TPS564255 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
•
•
•
•
Run electrical simulations to see important waveforms and circuit performance
Run thermal simulations to understand board thermal performance
Export customized schematic and layout into popular CAD formats
Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
8.2.2.2 Output Voltage Resistors Selection
The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1%
tolerance or better divider resistors. Start by using 方程式 3 to calculate VOUT.
To improve efficiency at very light loads, consider using larger value resistors. If the values are too high, the
regulator is more susceptible to noise and voltage errors from the FB input current are noticeable. Use a 10-kΩ
resistor for R5 to start the design.
R
VOUT = 0 . 6 × 1 + R4
(3)
5
8.2.2.3 Output Filter Selection
The LC filter used as the output filter has a double pole at 方程式 4. In this equation, COUT uses its effective
value after derating, not its nominal value.
1
fP
2S LOUT u COUT
(4)
For any control topology that is compensated internally, there is a range of the output filter it can support. At low
frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the
device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per
decade rate and the phase drops has a 180 degree drop. The internal ripple generation network introduces a
high-frequency zero that reduces the gain roll off from –40 dB to –20 dB per decade and leads the 90 degree
phase boost. The internal ripple injection high-frequency zero is about 66kHz. The inductor and capacitor
selected for the output filter is recommended such that the double pole is located approximately 20kHz, so that
the phase boost provided by this high-frequency zero provides adequate phase margin for the stability
requirement. The crossover frequency of the overall system is usually targeted to be less than one-third of the
switching frequency (fSW). For high output voltage condition, TI recommends to use 10-100pF feedforward
capacitor(C7 in 图 8-1) for enough phase margin.
表 8-2. Recommended Component Values
Typical L1 (μH)
Typical COUT (μF)
Nominal Value Range
Recomme
nded
COUT
(μF)
10.0
1.2
66-154
66
MLCC, 0805, 10V
7.5
10.0
1.5
44-66
44
MLCC, 0805, 10V
—
26.0
10.0
2.2
22-88
44
MLCC, 0805, 10V
90
Output Voltage
(V)
R4 (kΩ)
R5 (kΩ)
0.6
0
1.05
2.2
Copyright © 2023 Texas Instruments Incorporated
Typical COUT
Category
Typical C7
(pF)
—
Submit Document Feedback
17
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
表 8-2. Recommended Component Values (continued)
Output Voltage
(V)
Recomme
nded
COUT
(μF)
Typical COUT
Category
Typical C7
(pF)
R4 (kΩ)
R5 (kΩ)
Typical L1 (μH)
Typical COUT (μF)
Nominal Value Range
3.3
45.0
10.0
3.3
22-88
44
MLCC, 0805, 10V
30
5
220.0
30.0
4.7
22-88
44
MLCC, 0805, 10V
30
10
470
30.0
6.8
44-88
44
MLCC, 0805, 16V
36
The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using 方程式 5, 方程式
6, and 方程式 7. Generally, TI recommends the peak-to-peak ripple current to be 20% – 50% of output average
current for a comprehensive benefit of efficiency and inductor volume. The inductor saturation current rating
must be greater than the calculated peak current and the RMS or heating current rating must be greater than the
calculated RMS current.
IlP
P
IlPEAK
ILO(RMS)
VIN(MAX) VOUT
VOUT
u
VIN(MAX)
LO u fSW
IO
(5)
IlP P
2
IO2
(6)
1
IlP
12
2
P
(7)
For this design example, the calculated peak current is 4.545 A and the calculated RMS current is 4.146 A. The
inductor used is 74437349015 with 8-A rated current and 14.5-A saturation current.
The capacitor value and ESR determines the amount of output voltage ripple. The TPS56425x are intended for
use with ceramic or other low-ESR capacitors. Use 方程式 8 to determine the required RMS current rating for the
output capacitor.
ICO(RMS)
VOUT u VIN
VOUT
12 u VIN u LO u fSW
(8)
For this design, two MuRata GRM21BR61A226ME44L 22-µF output capacitors are used. The typical ESR is 2
mΩ each. The calculated RMS current is 0.32 A and each output capacitor is rated for 4 A.
8.2.2.4 Input Capacitor Selection
The TPS56425x requires an input decoupling capacitor and a bulk capacitor is needed depending on the
application. TI recommends a ceramic capacitor over 10 µF for the decoupling capacitor. TI recommends an
additional 0.1-µF capacitor from the VIN pin to ground to provide high frequency filtering. The capacitor voltage
rating must be greater than the maximum input voltage.
18
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
8.2.3 Application Curves
The following data is tested with VIN = 12 V, VOUT = 1.05 V, TA = 25°C, unless otherwise specified.
800
760
Frequency (KHz)
720
680
640
600
560
520
Vin=3V
Vin=6V
Vin=12V
Vin=17V
480
440
400
0
1%
700
0.8%
500
0.6%
300
0.4%
100
70
Vin=3V
Vin=6V
Vin=12V
Vin=17V
50
30
20
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
-1%
0.001
0.6%
0.4%
-0.8%
-1%
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 8-6. TPS564257 Load Regulation vs Loading
4
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 8-5. TPS564252 Load Regulation vs Loading
0.4%
Vin=3V
Vin=6V
Vin=12V
Vin=17V
3.6
Vin=3V
Vin=6V
Vin=12V
Vin=17V
-0.8%
0.8%
-0.6%
3.2
-0.4%
0.6%
-0.4%
2.8
0
0.8%
-0.2%
2
2.4
Iout(A)
-0.2%
1%
0
1.6
0.2%
1%
0.2%
1.2
-0.6%
2 34
图 8-4. TPS564255 Frequency vs Loading
Load Regulation
Load Regulation
1000
200
0.8
图 8-3. TPS564257 Frequency vs Loading
Load Regulation
Frequency (KHz)
图 8-2. TPS564252 Frequency vs Loading
0.4
0.2%
0
-0.2%
-0.4%
Vin=3V
Vin=6V
Vin=12V
Vin=17V
-0.6%
-0.8%
-1%
0.001
0.005
0.02
0.05 0.1 0.2
Iout(A)
0.5
1
2 34
图 8-7. TPS564255 Load Regulation vs Loading
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
19
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
1%
1%
0.8%
0.8%
0.6%
0.6%
0.4%
0.4%
0.2%
Iout=0A
Iout=4A
0
-0.2%
-0.4%
Line Regulation
Line Regulation
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
0.2%
0
-0.2%
-0.4%
-0.6%
-0.6%
-0.8%
-0.8%
-1%
Iout=0A
Iout=4A
-1%
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17
Vin(V)
图 8-8. TPS564252 Line Regulation vs VIN
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17
Vin(V)
图 8-9. TPS564257 Line Regulation vs VIN
1%
Iout=0A
Iout=4A
0.8%
Line Regulation
0.6%
Vout=20mV/div (AC coupled)
0.4%
0.2%
0
-0.2%
-0.4%
-0.6%
SW=5V/div
40us/div
-0.8%
-1%
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17
Vin(V)
图 8-11. TPS564252 Output Voltage Ripple with
0.01-A Loading
图 8-10. TPS564255 Line Regulation vs VIN
Vout=20mV/div (AC coupled)
Vout=20mV/div (AC coupled)
SW=5V/div
SW=5V/div
2us/div
40us/div
图 8-12. TPS564257 Output Voltage Ripple with
0.01-A Loading
20
Submit Document Feedback
图 8-13. TPS564255 Output Voltage Ripple with
0.01-A Loading
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
Vout=20mV/div (AC coupled)
Vout=50mV/div (AC coupled)
Iout=2A/div
001
SW=5V/div
200us/div
2us/div
图 8-14. Output Voltage Ripple with 4-A Loading
图 8-15. TPS564252 Transient Response with 0.4 A
to 3.6 A
Vout=50mV/div (AC coupled)
Iout=2A/div
Vout=50mV/div (AC coupled)
Iout=2A/div
200us/div
200us/div
图 8-16. TPS564257 Transient Response with 0.4 A
to 3.6 A
图 8-17. TPS564255 Transient Response with 0.4 A
to 3.6 A
Vin=5V/div
Vin=5V/div
EN=2V/div
EN=2V/div
006
Vout=500mV/div
Vout=500mV/div
2ms/div
2ms/div
图 8-18. Start-Up Through EN, IOUT = 4 A
图 8-19. Shutdown Through EN, IOUT = 4 A
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
Vin=5V/div
Vin=5V/div
EN=5V/div
EN=5V/div
Vout=500mV/div
Vout=500mV/div
2ms/div
4ms/div
图 8-20. Start-Up with VIN Rising, IOUT = 4 A
图 8-21. Shutdown with VIN Falling, IOUT = 4 A
Vout=500mV/div
Vout=500mV/div
SW=10V/div
SW=10V/div
IL=5A/div
IL=5A/div
100us/div
100us/div
图 8-22. TPS564252 Normal Operation to Output
Hard Short
图 8-23. TPS564257 Normal Operation to Output
Hard Short
Vout=500mV/div
Vout=500mV/div
SW=10V/div
SW=10V/div
IL=5A/div
IL=5A/div
100us/div
4ms/div
图 8-24. TPS564255 Normal Operation to Output
Hard Short
图 8-25. Output Hard Short Hiccup
8.3 Power Supply Recommendations
The TPS56425x are designed to operate from input supply voltages in the range of 3 V to 17 V. Buck converters
require the input voltage to be higher than the output voltage for proper operation.
8.4 Layout
8.4.1 Layout Guidelines
• Keep VIN and GND traces as wide as possible to reduce trace impedance. The wide areas are also an
advantage from the view point of heat dissipation.
• Place the input capacitor and output capacitor as close to the device as possible to minimize trace
impedance.
• Provide sufficient vias for the input capacitor and output capacitor.
• Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
22
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
•
•
•
•
•
•
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
Do not allow switching current to flow under the device.
Connect a separate VOUT path to the upper feedback resistor.
Make a Kelvin connection to the GND pin for the feedback path.
Place a voltage feedback loop away from the high-voltage switching trace, and preferably has ground shield.
Make the trace of the FB node as small as possible to avoid noise coupling.
Make the GND trace between the output capacitor and the GND pin as wide as possible to minimize its trace
impedance.
8.4.2 Layout Example
GND
VIN
CIN
SW
RFBB
VIN
FB
SW
EN
GND
PG
RFBT
EN
Control
COUT
VOUT
GND
VIA (Connected to GND plane at bottom layer)
图 8-26. Suggested Layout
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
23
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
TPS564252, TPS564255, TPS564257
www.ti.com.cn
ZHCSP84A – DECEMBER 2022 – REVISED MAY 2023
9 Device and Documentation Support
9.1 Device Support
9.1.1 Development Support
9.1.1.1 Custom Design with WEBENCH® Tools
Click here to create a custom design using the TPS564252 device with the WEBENCH® Power Designer.
Click here to create a custom design using the TPS564257 device with the WEBENCH® Power Designer.
Click here to create a custom design using the TPS564255 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
•
•
•
•
Run electrical simulations to see important waveforms and circuit performance
Run thermal simulations to understand board thermal performance
Export customized schematic and layout into popular CAD formats
Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
9.2 接收文档更新通知
要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击订阅更新 进行注册，即可每周接收产品信息更
改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。
9.3 支持资源
TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解
答或提出自己的问题可获得所需的快速设计帮助。
链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅
TI 的《使用条款》。
9.4 Trademarks
D-CAP3™ and TI E2E™ are trademarks of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
所有商标均为其各自所有者的财产。
9.5 静电放电警告
静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理
和安装程序，可能会损坏集成电路。
ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参
数更改都可能会导致器件与其发布的规格不相符。
9.6 术语表
TI 术语表
本术语表列出并解释了术语、首字母缩略词和定义。
10 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
24
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPS564252 TPS564255 TPS564257
English Data Sheet: SLUSEQ6
PACKAGE OPTION ADDENDUM
www.ti.com
12-Jun-2023
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TPS564252DRLR
ACTIVE
SOT-5X3
DRL
6
4000
RoHS & Green
Call TI | SN
Level-1-260C-UNLIM
-40 to 125
4252
Samples
TPS564255DRLR
ACTIVE
SOT-5X3
DRL
6
4000
RoHS & Green
Call TI | SN
Level-1-260C-UNLIM
-40 to 125
4255
Samples
TPS564257DRLR
ACTIVE
SOT-5X3
DRL
6
4000
RoHS & Green
Call TI | SN
Level-1-260C-UNLIM
-40 to 125
4257
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
