TPS56C215
TPS56C215
SLVSD05D – MARCH 2016 – REVISED FEBRUARY
2021
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
www.ti.com
TPS56C215 3.8-V to 17-V Input , 12-A Synchronous Step-Down SWIFT™ Converter
1 Features
2 Applications
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Integrated 13.5-mΩ and 4.5-mΩ MOSFETs
Supports 12-A continuous IOUT
4.5-V start-up without external 5.0-V bias
0.6-V ±-1% reference voltage across full
temperature range
0.6-V to 5.5-V output voltage range
Supports ceramic output capacitors
D-CAP3™ control mode for fast transient response
Selectable forced continuous conduction mode
(FCCM) for tight output voltage ripple or autoskipping Eco-mode for high light-load efficiency
Selectable FSW of 400 kHz, 800 kHz, and 1.2 MHz
Monotonic start-up into pre-biased outputs
Two adjustable current limit settings with hiccup restart
Optional external 5-V bias for enhanced efficiency
Adjustable soft start with a default 1-ms soft start
time
–40°C to 150°C operating junction temperature
Small 3.5-mm x 3.5-mm HotRod™ QFN package
Supported at the WEBENCH® design tool
Server, cloud-computing, storage
Telecom and networking, point-of-load (POL)
IPCs, factory automation, PLC, test measurement
High-end DTV
3 Description
The TPS56C215 is TI's smallest monolithic 12-A
synchronous buck converter with an adaptive on-time
D-CAP3 control mode. The device integrates low
RDS(on) power MOSFETs that enable high efficiency
and offers ease-of-use with minimum external
component count for space-conscious power
systems. Competitive features include a very accurate
reference voltage, fast load transient response, autoskip mode operation for light load efficiency,
adjustable current limit and no requirement for
external compensation. A forced continuous
conduction mode helps meet tight voltage regulation
accuracy requirements for performance DSPs and
FPGAs. The TPS56C215 is available in a thermally
enhanced 18-pin HotRod QFN package and is
designed to operate from –40°C to 150°C junction
temperature.
Device Information
(1)
PART NUMBER
PACKAGE(1)
BODY SIZE (NOM)
TPS56C215
VQFN (18)
3.5 mm x 3.5 mm
For all available packages, see the orderable addendum at
the end of the data sheet.
95
VREG5
90
RM_H
VIN
MODE
VIN
VREG5
PGOOD
PGOOD
TPS56C215
BOOT
LOUT
VOUT
SW
EN
COUT
RUPPER
SS
FB
CSS
AGND
PGND
Efficiency(%)
RM_L
CIN
85
80
75
VIN=4.5V,VOUT =1.2V,400kHz
RLOWER
70
Typical Application
VIN =12V, VOUT=1.2V, 400kHz
VIN =17V, VOUT=1.2V, 400kHz
65
0
1
2
3
4
5
6
7
8
9
Output Current(A)
10
11
12
C001
Efficiency vs Output Current
An©IMPORTANT
NOTICEIncorporated
at the end of this data sheet addresses availability, warranty, changes, use in
safety-critical
applications,
Copyright
2021 Texas Instruments
Submit
Document
Feedback
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Product Folder Links: TPS56C215
1
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
6 Specifications.................................................................. 4
6.1 Absolute Maximum Ratings........................................ 4
6.2 ESD Ratings............................................................... 4
6.3 Recommended Operating Conditions.........................4
6.4 Thermal Information....................................................5
6.5 Electrical Characteristics.............................................5
6.6 Timing Requirements.................................................. 6
6.7 Typical Characteristics................................................ 7
7 Detailed Description......................................................12
7.1 Overview................................................................... 12
7.2 Functional Block Diagram......................................... 13
7.3 Feature Description...................................................13
7.4 Device Functional Modes..........................................19
8 Application and Implementation.................................. 20
8.1 Application Information............................................. 20
8.2 Typical Application.................................................... 20
9 Power Supply Recommendations................................25
10 Layout...........................................................................26
10.1 Layout Guidelines................................................... 26
10.2 Layout Example...................................................... 26
11 Device and Documentation Support..........................29
11.1 Device Support........................................................29
11.2 Receiving Notification of Documentation Updates.. 30
11.3 Support Resources................................................. 30
11.4 Trademarks............................................................. 30
11.5 Electrostatic Discharge Caution.............................. 30
11.6 Glossary.................................................................. 30
12 Mechanical, Packaging, and Orderable
Information.................................................................... 31
12.1 Package Marking.................................................... 31
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (November 2017) to Revision D (February 2021)
Page
• Updated the numbering format for tables, figures and cross-references throughout the document. .................1
• Corrected spelling and grammar throughout document..................................................................................... 1
• Added VIN-SW, VIN-SW, and BOOT –SW (10-ns transient)............................................................................... 4
• Changed SW (10-ns transient) min value from -3 V to -5 V............................................................................... 4
Changes from Revision B (July 2016) to Revision C (November 2017)
Page
• Added feature item "4.5-V Start up without External 5.0-V Bias"....................................................................... 1
• Added feature item "4.5-V Start up without External 5.0-V Bias"....................................................................... 1
• Changed Ground symbol at pin VREG5 in Figure 3-1 image. ...........................................................................1
• Changed from "5% resistors" to "1% resistors" in the Section 7.3.4 description ............................................. 15
• Changed Power-Up Sequence image for Figure 7-2........................................................................................15
• Changed Adjustable VIN Undervoltage Lock Out image for Figure 7-3. ......................................................... 17
• Added Ih term to Equation 5 Definition List ...................................................................................................... 17
• Added Section 12.1 information........................................................................................................................31
Changes from Revision A (March 2016) to Revision B (May 2016)
Page
• Changed Section 1 From: "Support 14-A Continuous IOUT" To: "Support 12-A Continuous IOUT"......................1
• Added compnent names to theTypical Application schematic............................................................................1
• Deleted IOCL spec for "ILIM+1 option, Valley Current" condition.........................................................................5
• Changed From: "...up to 14 A" To: "...up to 12 A" in first sentence of Section 7.1............................................ 12
• Deleted four rows in Mode Pin Resistor Settings table for IOUT of 14 A........................................................... 15
Changes from Revision * (March 2016) to Revision A (March 2016)
Page
• Added content for full Production data sheet .....................................................................................................1
2
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
5 Pin Configuration and Functions
1 BOOT
VIN 11
2 VIN
BOOT 1
13 FB
14 SS
15 EN
16 PGOOD
17 VREG5
18 MODE
AGND 12
18 MODE
TOP VIEW
17 VREG5
16 PGOOD
15 EN
14 SS
13 FB
BOTTOM VIEW
12 AGND
VIN 2
11 VIN
PGND 10
3 PGND
PGND 3
10 PGND
PGND 9
4 PGND
PGND 4
9 PGND
PGND 8
5 PGND
PGND 5
8 PGND
7
6
6
7
SW
SW
Figure 5-1. RNN Package 18-Pin VQFN
Table 5-1. Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
BOOT
1
I
Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between
BOOT and SW.
2,11
P
Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and
PGND.
3, 4, 5,
8, 9, 10
G
Power GND terminal for the controller circuit and the internal circuitry. Connect to AGND with a short trace.
SW
6, 7
O
Switch node terminal. Connect the output inductor to this pin.
AGND
12
G
Ground of internal analog circuitry. Connect AGND to PGND plane with a short trace.
FB
13
I
Converter feedback input. Connect to the center tap of the resistor divider between output voltage and AGND.
SS
14
O
Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external
capacitor is connected, the converter starts up in 1 ms.
EN
15
I
Enable input control, leaving this pin floating enables the converter. It can also be used to adjust the input
UVLO by connecting to the center tap of the resistor divider between VIN and EN.
PGOOD
16
O
Open-drain power good indicator, it is asserted low if output voltage is out of PGOOD threshold, overvoltage,
or if the device is under thermal shutdown, EN shutdown or during soft start.
VREG5
17
I/O
4.7-V internal LDO output which can also be driven externally with a 5-V input. This pin supplies voltage to the
internal circuitry and gate driver. Bypass this pin with a 4.7-µF capacitor.
MODE
18
I
VIN
PGND
Switching frequency, current limit selection and light load operation mode selection pin. Connect this pin to a
resistor divider from VREG5 and AGND for different MODE options shown in Table 7-3.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
3
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
–0.3
20
SW
–2
19
SW (10-ns transient)
–5
25
VIN
Input Voltage
Output Voltage
Output
Current(2)
VIN-SW
22
VIN-SW (10-ns transient)
25
EN
–0.3
6.5
BOOT –SW
–0.3
6.5
BOOT –SW (10 ns transient)
–0.3
7.5
BOOT
–0.3
25.5
SS, MODE, FB
–0.3
6.5
VREG5
–0.3
6
PGOOD
–0.3
6.5
V
V
14
A
TJ
Operating junction temperature
–40
150
°C
Tstg
Storage temperature
–55
150
°C
(1)
(2)
IOUT
UNIT
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
In order to be consistent with the TI reliability requirement of 100k Power-On-Hours at 105°C junction temperature, the output current
should not exceed 14A continuously under 100% duty operation as to prevent electromigration failure in the solder. Higher junction
temperature or longer power-on hours are achievable at lower than 14A continuos output current.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22C101(2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
Input Voltage
4
NOM
MAX
UNIT
VIN
3.8
17
V
SW
–1.8
17
V
BOOT
–0.1
23.5
V
VREG5
–0.1
5.2
V
0
12
A
-40
150
°C
Output Current
ILOAD
Operating junction
temperature
TJ
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
6.4 Thermal Information
RNN PACKAGE
THERMAL METRIC(1)
18 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
29.5
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
17.0
°C/W
RθJB
Junction-to-board thermal resistance
8.6
°C/W
ψJT
Junction-to-top characterization parameter
0.4
°C/W
ψJB
Junction-to-board characterization parameter
8.6
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
0.5
°C/W
(1)
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
6.5 Electrical Characteristics
TJ = –40°C to 150°C, VIN=12V (unless otherwise noted)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
600
700
µA
SUPPLY CURRENT
IIN
VIN supply current
TJ = 25°C, VEN=5 V, non switching
IVINSDN
VIN shutdown current
TJ = 25°C, VEN=0 V
7
µA
LOGIC THRESHOLD
VENH
EN H-level threshold voltage
1.175
1.225
1.3
V
VENL
EN L-level threshold voltage
1.025
1.104
1.15
V
VENHYS
IENp1
IENp2
0.121
EN pull-up current
V
VEN = 1.0 V
0.35
1.91
2.95
µA
VEN = 1.3 V
3
4.197
5.5
µA
FEEDBACK VOLTAGE
TJ = 25°C
VFB
FB voltage
598
600
602
mV
597.5
600
602.5
mV
TJ = –40°C to 85°C
594
600
602.5
mV
TJ = –40°C to 150°C
594
600
606
mV
TJ = 0°C to 85°C
LDO VOLTAGE
VREG5
LDO Output voltage
TJ = –40°C to 150°C
4.58
4.7
4.83
V
ILIM5
LDO Output Current limit
TJ = –40°C to 150°C
100
150
200
mA
MOSFET
RDS(on)H
High side switch resistance
TJ = 25°C, VVREG5 = 4.7 V
13.5
mΩ
RDS(on)L
Low side switch resistance
TJ = 25°C, VVREG5 = 4.7 V
4.5
mΩ
Soft start charge current
TJ = -40°C to 150°C
SOFT START
Iss
4.9
6
7.1
µA
ILIM-1 option, Valley Current
9.775
11.5
13.225
A
ILIM option, Valley Current
11.73
13.8
15.87
A
CURRENT LIMIT
IOCL
Current Limit (Low side sourcing)
Current Limit (Low side negative)
Valley Current
4
A
POWER GOOD
VPGOODTH
PGOOD threshold
VFB falling (fault)
84%
VFB rising (good)
93%
VFB rising (fault)
116%
VFB falling (good)
107%
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
5
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
TJ = –40°C to 150°C, VIN=12V (unless otherwise noted)
PARAMETER
CONDITIONS
VOVP
Output OVP threshold
OVP detect
VUVP
Output UVP threshold
Hiccup detect
MIN
TYP
MAX
UNIT
121% x
VFB
68% x
VFB
THERMAL SHUTDOWN
TSDN
Thermal shutdown threshold
TSDN VREG5
VREG5 thermal shutdown threshold
Shutdown temperature
Hysteresis
160
°C
15
°C
171
°C
18
°C
VREG5 rising voltage
4.3
V
VREG5 falling voltage
3.57
V
Shutdown temperature
Hysteresis
UVLO
UVLO
UVLO threshold
UVLO,
VREG5=4.7V
UVLO threshold, VREG5=4.7V
VREG5 hysteresis
730
mV
VIN rising voltage, VREG5=4.7V
3.32
V
VIN falling voltage, VREG5=4.7V
3.26
VIN hysteresis, VREG5=4.7V
V
60
mV
6.6 Timing Requirements
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
310
340
380
ns
ON-TIME TIMER CONTROL
tON
SW On Time
VIN = 12 V, VOUT=3.3 V, FSW = 800 kHz
tON min
SW Minimum on time
VIN = 17 V, VOUT=0.6 V, FSW= 1200 kHz
tOFF
SW Minimum off time
25°C, VFB=0.5 V
54
ns
310
ns
SOFT START
tSS
Soft start time
Internal soft-start time
1.045
ms
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION
6
tUVPDEL
Output Hiccup delay relative to SS time
UVP detect
1
cycle
tUVPEN
Output Hiccup enable delay relative to
SS time
UVP detect
7
cycle
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
1000
20
900
18
Shutdown Current(µA)
Non-Switching Operating Quiscent Current - µA
6.7 Typical Characteristics
800
700
600
500
400
14
12
10
8
6
4
300
VIN =12V
2
VIN =12V
200
0
-50
0
50
100
150
TJ - Junction Temperature(ƒC)
±50
0
50
100
150
TJ - Junction Temperature(ƒC)
C002
Figure 6-1. Quiescent Current vs Temperature
C003
Figure 6-2. Shutdown Current vs Temperature
30
0.606
0.604
RDS(on) - On Resistance - m
VFB - Feedback Voltage(V)
16
0.602
0.6
0.598
0.596
VIN =12V
0.594
25
20
15
VIN =12V
10
-50
0
50
100
TJ - Junction Temperature(ƒC)
150
±50
Figure 6-3. Feedback Voltage vs Temperature
0
50
100
150
TJ - Junction Temperature(ƒC)
C004
C005
Figure 6-4. High-side RDS(on) vs Temperature
8
10
Soft-Start Charge Current(µA)
RDS(ON) - On Resistance - m
9
8
7
6
5
4
3
2
7
6
5
VIN =12V
1
0
VIN =12V
4
-50
0
50
100
TJ - Junction Temperature(ƒC)
150
±50
50
100
TJ - Junction Temperature(ƒC)
C006
Figure 6-5. Low-side RDS(on) vs Temperature
0
150
C008
Figure 6-6. Soft-Start Charge Current vs
Temperature
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
7
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
6
Enable Pin Pull-Up Current(µA)
Enable Pin Pull-Up Current(uA)
3
2.5
2
1.5
5.5
5
4.5
4
3.5
VIN =12V
1
0
±50
50
100
150
TJ - Junction Temperature(ƒC)
VIN =12V
3
±50
Figure 6-7. Enable Pullup Current, VEN = 1.0 V
0
50
100
150
TJ - Junction Temperature(ƒC)
C009
C010
Figure 6-8. Enable Pullup Current, VEN = 1.3 V
120
18
Low Side Valley Current Limit(A)
ILIM option
PGOOD Threshold(%)
115
110
105
VFB
VFB
VFB
VFB
100
95
rising
falling
rising
falling
90
85
80
2
3
4
5
6
7
8
9
15
14
13
12
11
10
TJ - Junction Temperature(ƒC)
±50
90
80
80
70
70
Efficiency(%)
100
90
50
40
30
50
100
150
C012
Figure 6-10. Current Limit vs Temperature
100
60
0
TJ - Junction Temperature(ƒC)
C011
Figure 6-9. PGOOD Threshold vs Temperature
Efficiency(%)
ILIM-1 option
16
10
1
60
50
40
30
20
VOUT =1.2V,FSW = 400kHz
20
10
VOUT =1.2V,FSW = 800kHz
10
VOUT =1.2V,FSW = 1200kHz
0
0
0
0
Output Current(A)
1
10
0
0.001
VOUT=1.2V,FSW= 400kHz
VOUT =1.2V,FSW= 800kHz
VOUT=1.2V,FSW = 1200kHz
0.01
0.1
Output Current(A)
C013
Figure 6-11. Efficiency with Internal VREG5 = 4.7 V,
VIN = 12 V
8
17
1
10
C014
Figure 6-12. Efficiency with External VREG5 = 5 V,
VIN = 12 V
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
90
80
80
70
70
Efficiency(%)
Efficiency(%)
100
90
60
50
40
30
50
40
30
20
VIN =12V,VOUT=1.2V
20
VIN =12V,VOUT=1.2V
10
VIN =12V,VOUT=3.3V
10
VIN =12V,VOUT=3.3V
VIN =12V,VOUT =5.5V
0
0.001
0.01
0.1
1
VIN =12V,VOUT=5.5V
0
0
10
Output Current(A)
1
2
3
4
90
80
80
70
70
Efficiency(%)
100
90
50
40
6
7
8
9
10
11
12
C016
Figure 6-14. Efficiency, Mode = FCCM, FSW = 400
kHz
100
60
5
Output Current(A)
C015
Figure 6-13. Efficiency, Mode = DCM, FSW = 400
kHz
Efficiency(%)
60
30
60
50
40
30
VIN =12V,VOUT =1.2V
VIN =12V,VOUT =3.3V
VIN =12V,VOUT=5.5V
20
10
0
0.001
0.01
0.1
1
VIN =12V,VOUT =3.3V
10
VIN =12V,VOUT =5.5V
0
10
Output Current(A)
VIN =12V,VOUT =1.2V
20
0
1
2
3
4
Figure 6-15. Efficiency, Mode = DCM, FSW = 1200
kHz
5
6
7
8
9
10
11
Output Current(A)
C017
12
C018
Figure 6-16. Efficiency, Mode = FCCM, FSW = 1200
kHz
1.206
500
VIN =4.5V,VOUT =1.2V
450
Output Voltage(V)
1.203
Switching Frequency(kHz)
VIN =12V,VOUT=1.2V
VIN =17V, VOUT =1.2V
1.2
1.197
400
350
300
250
200
VIN =4.5V,VOUT =1.2V
VIN =7V,VOUT=1.2V
150
1.194
VIN =17V,VOUT =1.2V
100
0
1
2
3
4
5
6
7
Output Current(A)
8
9
10
11
12
0
Figure 6-17. Load Regulation, FSW = 800 kHz
1
2
3
4
5
6
7
Output Current(A)
C019
8
9
10
11
12
C021
Figure 6-18. FSW Load Regulation, Mode = DCM,
FSW = 400 kHz
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
9
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
1400
1300
800
Switching Frequency(kHz)
Switching Frequency(kHz)
900
700
600
500
VIN =4.5V,VOUT=1.2V
VIN =7V,VOUT =1.2V
VIN =17V,VOUT =1.2V
400
300
0
1
2
3
4
5
6
7
8
9
10
11
Output Current(A)
1100
1000
900
800
600
12
0
2
3
4
5
6
7
8
9
10
11
Output Current
12
C023
Figure 6-20. FSW Load Regulation, Mode = DCM,
FSW = 1200 kHz
500
400
300
VIN =4.5V, VOUT =1.2V
VIN =12V, VOUT =1.2V
VIN =17V,VOUT=1.2V
0
1
2
3
4
5
6
7
8
9
10
11
Output Current(A)
Switching Frequency(kHz)
1000
200
900
800
700
600
VIN =4.5V,VOUT =1.2V
VIN =12V,VOUT =1.2V
VIN =17V,VOUT =1.2V
500
400
12
0
1
2
3
4
5
6
7
8
9
10
11
Output Current(A)
C024
Figure 6-21. FSW Load Regulation, Mode = FCCM,
FSW = 400 kHz
12
C025
Figure 6-22. FSW Load Regulation, Mode = FCCM,
FSW = 800 kHz
600
1300
1200
1100
1000
VIN =4.5V,VOUT=1.2V
VIN =12V,VOUT=1.2V
900
VIN =17V,VOUT=1.2V
800
0
1
2
3
4
5
6
7
Output Current(A)
8
9
10
11
12
Switching Frequency(kHz)
1400
Switching Frequency(kHz)
1
C022
600
500
400
300
VIN =12V, VOUT =1.2V
VIN =12V, VOUT =3.3V
VIN =12V,VOUT=5.5V
200
0
1
2
3
4
5
6
7
Output Current(A)
C026
Figure 6-23. FSW Load Regulation, Mode = FCCM,
FSW = 1200 kHz
10
VIN =4.5V, VOUT =1.2V
VIN =7V,VOUT =1.2V
VIN =17V, VOUT=1.2V
700
Figure 6-19. FSW Load Regulation, Mode = DCM,
FSW = 800 kHz
Switching Frequency(kHz)
1200
8
9
10
11
12
C027
Figure 6-24. FSW Load Regulation, Mode = FCCM,
FSW = 400 kHz
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
Switching Frequency(kHz)
1400
1300
1200
1100
1000
VIN =12V,VOUT=1.2V
VIN =12V,VOUT=3.3V
900
VIN =12V,VOUT =5.5V
800
0
1
2
3
4
5
6
7
8
9
Output Current(A)
10
11
12
C028
Figure 6-25. FSW Load Regulation, Mode = FCCM, FSW = 1200 kHz
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
11
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
7 Detailed Description
7.1 Overview
The TPS56C215 is a high density synchronous step down buck converter which can operate from 3.8-V to 17-V
input voltage (VIN). It has 13.5-mΩ and 4.5-mΩ integrated MOSFETs that enable high efficiency up to 12 A. The
device employs D-CAP3 mode control that provides fast transient response with no external compensation
components and an accurate feedback voltage. The control topology provides seamless transition between
FCCM operating mode at higher load condition and DCM/Eco-mode operation at lighter load condition. DCM/
Eco-mode allows the TPS56C215 to maintain high efficiency at light load. The TPS56C215 is able to adapt to
both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR
ceramic capacitors.
The TPS56C215 has three selectable switching frequencies (FSW) (400 kHz, 800 kHz, and 1200 kHz), which
gives the flexibility to optimize the design for higher efficiency or smaller size. There are two selectable current
limits. All these options are configured by choosing the right voltage on the MODE pin.
The TPS56C215 has a 4.7-V internal LDO that creates bias for all internal circuitry. There is a feature to
overdrive this internal LDO with an external voltage on the VREG5 pin which improves the efficiency of the
converter. The undervoltage lockout (UVLO) circuit monitors the VREG5 pin voltage to protect the internal
circuitry from low input voltages. The device has an internal pullup current source on the EN pin which can
enable the device even with the pin floating.
Soft-start time can be selected by connecting a capacitor to the SS pin. The device is protected from output
short, undervoltage, and overtemperature conditions.
12
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
7.2 Functional Block Diagram
PG rising threshold
TPS56C215
+
PGOOD
PGOOD Logic
UV
UV
threshold
+
+
Delay
VREG5
UVP / OVP Logic
PG falling threshold
+
OV threshold
OV
LDO
VIN
Internal Ramp
VREF
UVLO
+
BOOT
t
BOOT
t
+
Error Amp
+
Control Logic
+
FB
t
x
x
x
x
x
x
x
Internal SS
One shot
SS
On Time
Min On Time/Off Time
FCCM/SKIP
Soft-Start
Power Good
Internal/External VREG5
UVP/TSD
SW
SW
XCON
VREG5
PGND
Light Load Operation/
Current Limit/Switching
Frequency
MODE
TSD 160C/171C
SW
OCL
Ip2
EN
+
Ip1
+
ZC
Enable Threshold
+
NOCL
+
7.3 Feature Description
7.3.1 PWM Operation and D-CAP3 Control
The TPS56C215 operates using the adaptive on-time PWM control with a proprietary D-CAP3 control which
enables low external component count with a fast load transient response while maintaining a good output
voltage accuracy. At the beginning of each switching cycle, the high-side MOSFET is turned on for an on-time
set by an internal one shot timer. This on-time is set based on the input voltage of the conveter, output voltage of
the converter, and the pseudo-fixed frequency, hence this type of control topology is called an adaptive on-time
control. The one-shot timer resets and turns on again once the feedback voltage (VFB) falls below the internal
reference voltage (VREF). An internal ramp is generated which is fed to the FB pin to simulate the output voltage
ripple. This enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No
external current sense network or loop compensation is required for DCAP3 control topology.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
13
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
The TPS56C215 includes an error amplifier that makes the output voltage very accurate. This error amplifier is
absent in other flavors of DCAP3. For any control topology that is compensated internally, there is a range of the
output filter it can support. The output filter used with the TPS56C215 is a low-pass L-C circuit. This L-C filter has
double pole that is described in Equation 1.
¦P =
1
2 ´ p ´ LOUT ´ COUT
(1)
At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal
gain of the TPS56C215. The low frequency L-C double pole has a 180 degree in-phase. At the output filter
frequency, the gain rolls off at a –40-dB per decade rate and the phase drops rapidly. The internal ripple
generation network introduces a high-frequency zero that reduces the gain roll off from –40-dB to –20-dB per
decade and increases the phase to 90 degree one decade above the zero frequency. The internal ripple injection
high frequency zero is changed according to the switching frequency selected as shown in Table 7-1. The
inductor and capacitor selected for the output filter must be such that the double pole is located close enough to
the high-frequency zero so that the phase boost provided by this high-frequency zero provides adequate phase
margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to
be less than one-fifth of the switching frequency (FSW).
Table 7-1. Ripple Injection Zero
SWITCHING FREQUENCY (kHz)
ZERO LOCATION (kHz)
400
7.1
800
14.3
1200
21.4
Table 7-2 lists the inductor values and part numbers that are used to plot the efficiency curves in Section 6.7.
Table 7-2. Inductor Values
VOUT(V)
1.2
3.3
5.5
(1)
LOUT(μH)
WÜRTH PART
NUMBER(1)
400
1.2
744325120
800
0.68
744311068
1200
0.47
744314047
400
2.4
744325240
FSW(kHz)
800
1.5
7443552150
1200
1.2
744325120
400
3.3
744325330
800
2.4
744325240
1200
1.5
7443552150
See Third-Party Products disclaimer.
7.3.2 Eco-mode Control
The TPS56C215 is designed with Eco-mode control to increase efficiency at light loads. This option can be
chosen using the MODE pin as shown in Table 7-3. As the output current decreases from heavy load condition,
the inductor current is also reduced. If the output current is reduced enough, the valley of the inductor current
reaches the zero level, which is the boundary between continuous conduction and discontinuous conduction
modes. The low-side MOSFET is turned off when a zero inductor current is detected. As the load current further
decreases the converter runs into discontinuous conduction mode. The on-time is kept approximately the same
as it is in continuous conduction mode. The off-time increases as it takes more time to discharge the output with
a smaller load current. The light load current where the transition to Eco-mode operation happens (IOUT(LL)) can
be calculated from Equation 2.
14
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
IOUT(LL) =
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
(V -V
) × VOUT
1
× IN OUT
2 × LOUT × FSW
VIN
(2)
After identifying the application requirements, design the output inductance (LOUT) so that the inductor peak-topeak ripple current is approximately between 20% and 30% of the IOUT(ma×) (peak current in the application). It is
also important to size the inductor properly so that the valley current does not hit the negative low-side current
limit.
7.3.3 4.7-V LDO
The VREG5 pin is the output of the internal 4.7-V linear regulator that creates the bias for all the internal circuitry
and MOSFET gate drivers. The VREG5 pin needs to be bypassed with a 4.7-µF capacitor. An external voltage
that is above the internal output voltage of the LDO can override the internal LDO, switching it to the external rail
once a higher voltage is detected. This enhances the efficiency of the converter because the quiescent current
now runs off this external rail instead of the input power supply. The UVLO circuit monitors the VREG5 pin
voltage and disables the output when VREG5 falls below the UVLO threshold. When using an external bias on
the VREG5 rail, any power-up and power-down sequencing can be applied but it is important to understand that
if there is a discharge path on the VREG5 rail that can pull a current higher than the internal current limit of the
LDO (ILIM5) from the VREG5, then the VREG5 LDO turns off thereby shutting down the output of TPS56C215.
If such condition does not exist and if the external VREG5 rail is turned off, the VREG5 voltage switches over to
the internal LDO voltage which is 4.7 V typically in a few nanoseconds. Figure 7-1 shows this transition of the
VREG5 voltage from an external bias of 5.5 V to the internal LDO output of 4.7 V when the external bias to
VREG5 is disabled while the output of TPS56C215 remains unchanged.
VREG5
VOUT
Figure 7-1. VREG5 Transition
7.3.4 MODE Selection
The TPS56C215 has a MODE pin that can offer 12 different states of operation as a combination of current limit,
switching frequency, and light load operation. The device can operate at two different current limits ILIM-1 and
ILIM to support an output continuous current of 10 A and 12 A, respectively. The TPS56C215 is designed to
compare the valley current of the inductor against the current limit thresholds so it is important to understand that
the output current will be half the ripple current higher than the valley current. For example, with the ILIM current
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
15
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
limit selection, the OCL threshold is 11.73 A minimum which means that a pk-pk inductor ripple current of 0.54 A
minimum is needed to be able to draw 12 A out of the converter without entering an overcurrent condition. The
TPS56C215 can operate at three different frequencies of 400 kHz, 800 kHz, and 1200 kHz and also can choose
between Eco-mode and FCCM mode. The device reads the voltage on the MODE pin during start-up and
latches onto one of the MODE options listed in Table 7-3. The voltage on the MODE pin can be set by
connecting this pin to the center tap of a resistor divider connected between VREG5 and AGND. A guideline for
the top resistor (RM_H) and the bottom resistor (RM_L) in 1% resistors is shown in Table 7-3. It is important that
the voltage for the MODE pin is derived from the VREG5 rail only since internally this voltage is referenced to
detect the MODE option. The MODE pin setting can be reset only by a VIN power cycling.
Table 7-3. MODE Pin Resistor Settings
RM_L (kΩ)
RM_H (kΩ)
LIGHT LOAD
OPERATION
CURRENT LIMIT
FREQUENCY
(kHz)
5.1
300
FCCM
ILIM-1
400
10
200
FCCM
ILIM
400
20
160
FCCM
ILIM-1
800
20
120
FCCM
ILIM
800
51
200
FCCM
ILIM-1
1200
51
180
FCCM
ILIM
1200
51
150
DCM
ILIM-1
400
51
120
DCM
ILIM
400
51
91
DCM
ILIM-1
800
51
82
DCM
ILIM
800
51
62
DCM
ILIM-1
1200
51
51
DCM
ILIM
1200
Figure 7-2 shows the typical start-up sequence of the device once the EN pin voltage crosses the EN turnon
threshold. After the voltage on VREG5 pin crosses the rising UVLO threshold, it takes 100 μs to read the first
MODE setting and approximately 100 μs from there to finish the last MODE setting. The output voltage starts
ramping after the MODE setting reading is completed.
16
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
EN threshold
1.2 V
EN
VREG5 UVLO
4.3 V
VREG5
MODE16
MODE1
MODE
200 µs
100 µs
tss(1ms)
SS
Figure 7-2. Power-Up Sequence
7.3.5 Soft Start and Pre-biased Soft Start
The TPS56C215 has an adjustable soft start time that can be set by connecting a capacitor on SS pin. When the
EN pin becomes high, the soft-start charge current (ISS) begins charging the external capacitor (CSS) connected
between SS and AGND. The devices tracks the lower of the internal soft-start voltage or the external soft-start
voltage as the reference. The equation for the soft-start time (TSS) is shown in Equation 3:
TSS(S) =
CSS × VREF
ISS
(3)
where
•
VREF is 0.6 V and ISS is 6 µA
If the output capacitor is pre-biased at start-up, the device initiates switching and starts ramping up only after the
internal reference voltage becomes greater than the feedback voltage VFB. This scheme ensures that the
converters ramp up smoothly into regulation point.
7.3.6 Enable and Adjustable UVLO
The EN pin controls the turnon and turnoff of the device. When EN pin voltage is above the turnon threshold
which is around 1.2 V, the device starts switching and when the EN pin voltage falls below the turnoff threshold,
which is around 1.1 V, it stops switching. If the user application requires a different turnon (VSTART) and turnoff
thresholds (VSTOP) respectively, the EN pin can be configured as shown in Figure 7-3 by connecting a resistor
divider between VIN and EN. The EN pin has a pullup current Ip1 that sets the default state of the pin when it is
floating. This current increases to Ip2 when the EN pin voltage crosses the turnon threshold. The UVLO
thresholds can be set by using Equation 4 and Equation 5.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
17
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
TPS56C215
VIN
Ip1
Ih
R1
R2
EN
Figure 7-3. Adjustable VIN Undervoltage Lock Out
æV
ö
VSTART ç ENFALLING ÷ - VSTOP
è VENRISING ø
R1 =
æ V
ö
Ip1 ç1 - ENFALLING ÷ + Ih
VENRISING ø
è
R2 =
(4)
R1´ VENFALLING
VSTOP - VENFALLING + R1 Ip2
(5)
where
•
•
•
•
•
Ip2 = 4.197 μA
Ip1 = 1.91 μA
Ih = 2.287 μA
VENRISING = 1.225 V
VENFALLING = 1.104 V
7.3.7 Power Good
The Power Good (PGOOD) pin is an open-drain output. Once the FB pin voltage is between 93% and 107% of
the internal reference voltage (VREF), the PGOOD is de-asserted and floats after a 200-µs de-glitch time. A
pullup resistor of 10 kΩ is recommended to pull it up to VREG5. The PGOOD pin is pulled low when the FB pin
voltage is lower than VUVP or greater than VOVP threshold, in an event of thermal shutdown, or during the softstart period
7.3.8 Overcurrent Protection and Undervoltage Protection
The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch
current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is
proportional to the switch current. During the on-time of the high-side FET switch, the switch current increases at
a linear rate determined by input voltage, output voltage, the on-time, and the output inductor value. During the
on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the
load current IOUT. If the measured drain-to-source voltage of the low-side FET is above the voltage proportional
to current limit, the low-side FET stays on until the current level becomes lower than the OCL level which
reduces the output current available. When the current is limited the output voltage tends to drop because the
load demand is higher than what the converter can support. When the output voltage falls below 68% of the
target voltage, the UVP comparator detects it and shuts down the device after a wait time of 1 ms, the device restarts after a hiccup time of 7 ms. In this type of valley detect control, the load current is higher than the OCL
threshold by one half of the peak-to-peak inductor ripple current. When the overcurrent condition is removed, the
output voltage returns to the regulated value. If an OCL condition happens during start-up, then the device
enters hiccup-mode immediately without a wait time of 1 ms.
18
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
7.3.9 Out-of-Bounds Operation
The device has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower
overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault.
OOB protection operates as an early no-fault overvoltage protection mechanism. During the OOB operation, the
controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET
beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall
quickly toward the setpoint. During the operation, the cycle-by cycle negative current limit is also activated to
ensure the safe operation of the internal FETs.
7.3.10 UVLO Protection
Undervoltage lockout protection (UVLO) monitors the internal VREG5 regulator voltage. When the VREG5
voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.
7.3.11 Thermal Shutdown
The device monitors the internal die temperature. If this temperature exceeds the thermal shutdown threshold
value (TSDN typically 160°C), the device shuts off. This is a non-latch protection. During start-up, if the device
temperature is higher than 160°C, the device does not start switching and does not load the MODE settings. If
the device temp goes higher than TSDN threshold after start-up, it stops switching with SS reset to ground and an
internal discharge switch turns on to quickly discharge the output voltage. The device re-starts switching when
the temperature goes below the thermal shutdown threshold but the MODE settings are not re-loaded again.
There is a second higher thermal protection on the device TSDN VREG5 which protects it from overtemperature
conditions not caused by the switching of the device itself. This threshold is at typically 170°C. Even under nonswitching condition of the device after exceeding TSDN threshold, if it still continues to heat up the VREG5 output
shuts off once temperature goes beyond TSDN VREG5, thereby shutting down the device completely.
7.3.12 Output Voltage Discharge
The device has a 500-Ω discharge switch that discharges the output VOUT through SW node during any event of
fault like output overvoltage, output undervoltage, TSD, if VREG5 voltage below the UVLO and when the EN pin
voltage (VEN) is below the turnon threshold.
7.4 Device Functional Modes
7.4.1 Light Load Operation
When the MODE pin is selected to operate in FCCM mode, the converter operates in continuous conduction
mode (FCCM) during light-load conditions. During FCCM, the switching frequency (FSW) is maintained at an
almost constant level over the entire load range which is suitable for applications requiring tight control of the
switching frequency and output voltage ripple at the cost of lower efficiency under light load. If the MODE pin is
selected to operate in DCM/Eco-mode, the device enters pulse skip mode after the valley of the inductor ripple
current crosses zero. The Eco-mode maintains higher efficiency at light load with a lower switching frequency.
7.4.2 Standby Operation
The TPS56C215 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 7 μA when in standby condition.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
19
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
8 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification, and TI
does not warrant its accuracy or completeness. TI’s customers are responsible for determining
suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
8.1 Application Information
The schematic of Figure 8-1 shows a typical application for TPS56C215. This design converts an input voltage
range of 4.5 V to 17 V down to 1.2 V with a maximum output current of 12 A.
8.2 Typical Application
VIN
VIN = 4.5 V - 17 V
U1
TPS56C215
C1
0.1µF
C2
0.1µF
C3
22µF
C4
22µF
C5
22µF
C6
22µF
VIN
VIN
14
C7
0.047µF
R1
PGOOD
10.0k
R2
52.3k
EN
16
PGOOD
17
VREG5
18
C8
4.7µF
BOOT
SS
15
EN
LOUT
C9
2
11
SW
SW
FB
6
7
13
PGND
PGND
PGND
PGND
PGND
PGND
3
4
5
8
9
10
MODE
R3
49.9k
AGND
VOUT = 1.2 V, 12 A
1
470nH
0.1µF
C11
47µF
R4 10.0k
C12
47µF
C13
47µF
VOUT
C14
47µF
C10
56pF
R5
10.0k
12
Figure 8-1. Application Schematic
8.2.1 Design Requirements
Table 8-1. Design Parameters
PARAMETER
VOUT
Output voltage
IOUT
Output current
ΔVOUT
Transient response
VIN
Input voltage
VOUT(ripple)
Output voltage ripple
FSW
CONDITIONS
TYP
MAX
1.2
9-A load step
4.5
UNIT
V
12
A
40
mV
12
20
17
V
mV(P-P)
Start input voltage
Input voltage rising
Internal
UVLO
V
Stop input voltage
Input voltage falling
Internal
UVLO
V
Switching frequency
1.2
Operating Mode
TA
MIN
MHz
DCM
Ambient temperature
25
°C
8.2.2 Detailed Design Procedure
8.2.2.1 External Component Selection
8.2.2.1.1 Output Voltage Set Point
To change the output voltage of the application, it is necessary to change the value of the upper feedback
resistor. By changing this resistor the user can change the output voltage above 0.6 V. See Equation 6.
20
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
æ
ö
R
VOUT = 0.6 ´ ç 1 + UPPER ÷
è RLOWER ø
(6)
8.2.2.1.2 Switching Frequency and MODE Selection
Switching Frequency, current limit, and switching mode (DCM or FCCM) are set by a voltage divider from
VREG5 to GND connected to the MODE pin. See Table 7-3 for possible MODE pin configurations. Switching
frequency selection is a tradeoff between higher efficiency and smaller system solution size. Lower switching
frequency yields higher overall efficiency but relatively bigger external components. Higher switching frequencies
cause additional switching losses which impact efficiency and thermal performance. For this design, 1.2 MHz is
chosen as the switching frequency, the switching mode is DCM and the output current is 12 A.
8.2.2.1.3 Inductor Selection
The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output
capacitor should have a ripple current rating higher than the inductor ripple current. See Table 8-2 for
recommended inductor values.
The RMS and peak currents through the inductor can be calculated using Equation 7 and Equation 8. It is
important that the inductor is rated to handle these currents.
2ö
æ
1 æ VOUT × (VIN(max) - VOUT )ö ÷
ç
2
÷
IL(rms)= ç I OUT + × ç
12 ç VIN(max) × LOUT × FSW ÷ ÷÷
ç
è
ø ø
è
IL(peak) = IOUT +
(7)
IOUT(ripple)
(8)
2
During transient/short circuit conditions the inductor current can increase up to the current limit of the device so it
is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.
8.2.2.1.4 Output Capacitor Selection
After selecting the inductor, the output capacitor needs to be optimized. In DCAP3, the regulator reacts within
one cycle to the change in the duty cycle so the good transient performance can be achieved without needing
large amounts of output capacitance. The recommended output capacitance range is given in Table 8-2
Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than
VOUT(ripple)/IOUT(ripple).
Table 8-2. Recommended Component Values
VOUT (V)
0.6
RLOWER (kΩ)
RUPPER (kΩ)
10
1.2
3.3
5.5
0
10
45.3
82.5
FSW (kHz)
LOUT (µH)
COUT(min) (µF)
COUT(max) (µF)
CFF (pF)
400
0.68
300
500
–
800
0.47
100
500
–
1200
0.33
88
500
–
400
1.2
100
500
–
800
0.68
88
500
–
1200
0.47
88
500
–
400
2.4
88
500
100–220
800
1.5
88
500
100–220
1200
1.2
88
500
100–220
400
3.3
88
500
100–220
800
2.4
88
500
100–220
1200
1.5
88
700
100–220
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
21
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
8.2.2.1.5 Input Capacitor Selection
The minimum input capacitance required is given in Equation 9.
CIN(min) =
IOUT ×VOUT
VINripple ×VIN ×FSW
(9)
TI recommends using a high quality X5R or X7R input decoupling capacitors of 40 µF on the input voltage pin.
The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must
also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple
current is calculated by Equation 10:
ICIN(rms) = IOUT ×
22
(VIN(min)-VOUT )
VOUT
×
VIN(min)
VIN(min)
Submit Document Feedback
(10)
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
8.2.3 Application Curves
100
100
90
90
80
80
70
70
Efficiency (%)
60
50
40
60
50
40
30
30
20
20
VIN = 5V
VIN = 12V
10
0
0.001
0
0
1
2
3
4
5
6
7
8
Output Current (A)
9
10
11
VIN = 5V
VIN = 12V
10
12
1
1
0.8
0.8
0.6
0.6
Load Regulation (%)
Load Regulation (%)
1
2 3 45 7 1015
D102
Figure 8-3. Light Load Efficiency
Figure 8-2. Efficiency
0.4
0.2
0
-0.2
-0.4
0.4
0.2
0
-0.2
-0.4
-0.6
-0.6
-0.8
-0.8
-1
-1
0
1
2
3
4
5
6
7
8
Output Current (A)
9
10
11
0
12
1
2
3
D103
4
5
6
7
8
Output Current (A)
9
10
11
12
D104
Figure 8-5. Load Regulation, VIN = 12 V
Figure 8-4. Load Regulation, VIN = 5 V
0.25
60
180
0.20
50
150
40
120
30
90
20
60
0.15
0.10
Gain (dB)
Line Regulation (%)
0.010.02 0.05 0.1 0.2 0.5
Output Current (A)
D101
0.05
0.00
10
30
0
0
-10
-30
-20
-60
-0.10
-30
-90
-0.15
-40
-0.05
-50
-0.20
-60
100 200
-0.25
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18
Input Voltage (V)
D105
Figure 8-6. Line Regulation, IOUT = 6 A
500 1000
10000
Frequency (Hz)
Phase (Degree)
Efficiency (%)
Figure 8-2 through Figure 8-18 apply to the circuit of Figure 8-1. VIN = 12 V. Ta = 25°C unless otherwise
specified.
-120
Gain (dB)
Phase (Deg) -150
-180
100000
500000
D106
Figure 8-7. Loop Response, IOUT = 6 A
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
23
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
VIN = 100 mV / div (ac coupled)
VIN = 100 mV / div (ac coupled)
SW = 5 V / div
24
SW = 5 V / div
Time = 50 µsec / div
Time = 500 nsec / div
Figure 8-8. Input Voltage Ripple, IOUT = 10 mA
Figure 8-9. Input Voltage Ripple, IOUT = 800 mA
VIN = 100 mV / div (ac coupled)
VOUT = 20 mV / div (ac coupled)
SW = 5 V / div
SW = 5 V / div
Time = 500 nsec / div
Time = 50 µsec / div
Figure 8-10. Input Voltage Ripple, IOUT = 12 A
Figure 8-11. Output Voltage Ripple, IOUT = 10 mA
VOUT = 20 mV / div (ac coupled)
VOUT = 20 mV / div (ac coupled)
SW = 5 V / div
SW = 5 V / div
Time = 500 nsec / div
Time = 500 nsec / div
Figure 8-12. Output Voltage Ripple, IOUT = 800 mA
Figure 8-13. Output Voltage Ripple, IOUT = 12 A
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
VIN = 10 V / div
VIN = 10 V / div
EN = 5 V / div
EN = 5 V / div
VOUT = 500 mV / div
VOUT = 500 mV / div
PGOOD = 5 V / div
PGOOD = 5 V / div
Time = 2 msec / div
Time = 2 msec / div
Figure 8-14. Start Up Relative to VIN Rising
Figure 8-15. Start Up Relative to EN Rising
VIN = 10 V / div
VIN = 10 V / div
EN = 5 V / div
EN = 5 V / div
VOUT = 500 mV / div
VOUT = 500 mV / div
PGOOD = 5 V / div
PGOOD = 5 V / div
Time = 2 msec / div
Time = 2 msec / div
Figure 8-16. Shut Down Relative to VIN Falling
Figure 8-17. Shut Down Relative to EN Falling
VOUT = 50 mV / div (ac coupled)
IOUT = 2 A / div
Load step = 3 A - 9 A, slew rate = 1 A / µsec
Time = 200 µsec / div
Figure 8-18. Transient Response
9 Power Supply Recommendations
The TPS56C215 is intended to be powered by a well regulated dc voltage. The input voltage range is 3.8 to 17
V. TPS56C215 is a buck converter. The input supply voltage must be greater than the desired output voltage for
proper operation. Input supply current must be appropriate for the desired output current. If the input voltage
supply is located far from the TPS56215 circuit, some additional input bulk capacitance is recommended. Typical
values are 100 µF to 470 µF.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
25
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
10 Layout
10.1 Layout Guidelines
•
•
•
•
•
•
•
Recommend a four-layer or six-layer PCB for good thermal performance and with maximum ground plane. 3"
x 3", four-layer PCB with 2-oz. copper used as example.
Recommend having equal caps on each side of the IC. Place them right across VIN as close as possible.
Inner layer 1 will be ground with the PGND to AGND net tie
Inner layer2 has VIN copper pour that has vias to the top layer VIN. Place multiple vias under the device
near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal
performance
Bottom later is GND with the BOOT trace routing.
Feedback should be referenced to the quite AGND and routed away from the switch node.
VIN trace must be wide to reduce the trace impedance.
10.2 Layout Example
Figure 10-1 shows the recommended top side layout. Component reference designators are the same as the
circuit shown in Figure 8-1. Resistor divider for EN is not used in the circuit of Figure 8-1, but are shown in the
layout for reference.
R5
R4
C10
REN1
C7
FB
SS
EN
AGND
VIN
PGND
PGND
SW
VIN
SW
C1
VREG5
C4
PGOOD
MODE
C9
C8
R3
R2
R1
BOOT
C3
REN2
PGOOD
OUTPUT
PGND
PGND
PGND
PGND
C2
C5
C6
L1
C11
C13
C12
C14
Figure 10-1. Top Side Layout
26
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
Figure 10-2 shows the recommended layout for the first internal layer. It is comprised of a large PGND plane and
a smaller ANGD island. AGND and PGND are connected at a single point to reduce circulating currents.
AGND
SINGLE POINT
AGND TO PGND
CONNECTION
PGND PLANE
Figure 10-2. Mid Layer 1 Layout
Figure 10-3 shows the recommended layout for the second internal layer. It is comprised of a large PGND plane,
a smaller copper fill area to connect the two top side VIN copper areas and a second VOUT copper fill area.
VIN
PGND PLANE
VOUT
Figure 10-3. Mid Layer 2 Layout
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
27
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
Figure 10-4 shows the recommended layout for the bottom layer. It is comprised of a large PGND plane and a
trace to connect the BOOT capacitor to the SW node.
PGND PLANE
Figure 10-4. Bottom Layer Layout
28
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
11 Device and Documentation Support
11.1 Device Support
11.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
11.1.2 Development Support
The evaluation module for system validation in shown in Figure 11-1.
Figure 11-1. System Validation EVM Board
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
29
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
11.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.4 Trademarks
D-CAP3™, HotRod™, and TI E2E™ are trademarks of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
All trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
11.6 Glossary
TI Glossary
30
This glossary lists and explains terms, acronyms, and definitions.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
TPS56C215
www.ti.com
SLVSD05D – MARCH 2016 – REVISED FEBRUARY 2021
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
12.1 Package Marking
56C215
TI YMS
LLLL
TI
YM
S
LLLL
=
=
=
=
TI Letters
Year Month Date Code
Assembly Site Code
Assembly Lot Code
Y : Year Code (1, 2, 3, 4, 5, 6, 7, 8, 9, 0)
M : Month Code (1, 2, 3, 4, 5, 6, 7, 8, 9, 0, A, B, C)
Figure 12-1. Symbolization
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS56C215
31
PACKAGE OPTION ADDENDUM
www.ti.com
24-Mar-2023
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TPS56C215RNNR
ACTIVE
VQFN-HR
RNN
18
3000
RoHS & Green
Call TI | SN | NIPDAU
Level-2-260C-1 YEAR
-40 to 125
56C215
Samples
TPS56C215RNNT
ACTIVE
VQFN-HR
RNN
18
250
RoHS & Green
NIPDAU | SN
Level-2-260C-1 YEAR
-40 to 125
56C215
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
