Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
TPS6103x 96% Efficient Synchronous Boost Converter With 4A Switch
1 Features
3 Description
•
The TPS6103x devices provide a power supply
solution for products powered by either a one-cell LiIon or Li-polymer, or a two to three-cell alkaline, NiCd
or NiMH battery. The converter generates a stable
output voltage that is either adjusted by an external
resistor divider or fixed internally on the chip. It
provides high efficient power conversion and is
capable of delivering output currents up to 1 A at 5 V
at a supply voltage down to 1.8 V. The implemented
boost converter is based on a fixed frequency, pulsewidth- modulation (PWM) controller using a
synchronous rectifier to obtain maximum efficiency.
At low load currents the converter enters Power Save
mode to maintain a high efficiency over a wide load
current range. The Power Save mode can be
disabled, forcing the converter to operate at a fixed
switching frequency. It can also operate synchronized
to an external clock signal that is applied to the
SYNC pin. The maximum peak current in the boost
switch is limited to a value of 4500 mA.
1
•
•
•
•
•
•
•
•
•
96% Efficient Synchronous Boost Converter With
1000-mA Output Current
From 1.8-V Input
Device Quiescent Current: 20-µA (Typ)
Input Voltage Range: 1.8-V to 5.5-V
Fixed and Adjustable Output Voltage Options Up
to 5.5-V
Power Save Mode for Improved Efficiency at Low
Output Power
Low Battery Comparator
Low EMI-Converter (Integrated Antiringing Switch)
Load Disconnect During Shutdown
Over-Temperature Protection
Available in a Small 4 mm x 4 mm QFN-16 or in a
TSSOP-16 Package
2 Applications
The converter can be disabled to minimize battery
drain. During shutdown, the load is completely
disconnected from the battery. A low-EMI mode is
implemented to reduce ringing and, in effect, lower
radiated electromagnetic energy when the converter
enters the discontinuous conduction mode.
All Single Cell Li or Dual Cell Battery Operated
Products as MP-3 Player, PDAs, and Other
Portable Equipment
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TPS61030
TPS61031
TSSOP (16)
5.00 mm × 4.40 mm
QFN (16)
4.00 mm x 4.00 mm
TPS61032
TPS61030
TPS61031
TPS61032
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Simplified Schematic
L1
6.8 µH
SW
VOUT
VBAT
1.8 V to 5 V
Input
C1
10 µF
R1
R3
EN
C2
2.2 µF
C3
220 µF
e.g. 5 V up to
1000 mA
FB
LBI
R4
R6
R2
SYNC
GND
LBO
PGND
Low Battery
Comparator
Output
TPS6103x
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Simplified Schematic.............................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
1
2
3
3
4
8.1
8.2
8.3
8.4
8.5
8.6
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
9 Parameter Measurement Information .................. 8
10 Detailed Description ............................................. 9
10.1 Overview ................................................................. 9
10.2 Functional Block Diagram ....................................... 9
10.3 Feature Description............................................... 10
10.4 Device Functional Modes...................................... 10
11 Application and Implementation........................ 12
11.1 Application Information.......................................... 12
11.2 Typical Application ............................................... 12
12 Power Supply Recommendations ..................... 18
13 Layout................................................................... 18
13.1 Layout Considerations .......................................... 18
13.2 Layout Example .................................................... 18
13.3 Thermal Considerations ........................................ 18
14 Device and Documentation Support ................. 19
14.1
14.2
14.3
14.4
14.5
Device Support......................................................
Related Links ........................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
19
19
19
19
19
15 Mechanical, Packaging, and Orderable
Information ........................................................... 19
5 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (October 2014) to Revision G
Page
•
Moved Tstg spec to the Absolute Maximum Ratings table. Changed Handling Ratings to ESD Ratings............................... 4
•
Added System Examples .................................................................................................................................................... 16
Changes from Revision E (January 2012) to Revision F
•
Page
Added Device Information and Handling Rating tables, Feature Description section, Device Functional Modes,
Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..................................... 1
Changes from Revision D (April 2004) to Revision E
•
2
Page
Changed the temperature range From: 40°C to 85°C To: -40°C to 85°C.............................................................................. 3
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
6 Device Comparison Table
(1)
OUTPUT VOLTAGE
DC/DC
TA
PART NUMBER (1)
PACKAGE
Adjustable
TPS61030
3.3 V
16-Pin TSSOP PowerPAD™
TPS61031
5V
-40°C to 85°C
TPS61032
Adjustable
TPS61030
3.3 V
16-Pin QFN
TPS61031
5V
(1)
(1)
TPS61032
Contact the factory to check availability of other fixed output voltage versions.
For all available packages, see the orderable addendum at the end of the datasheet.
7 Pin Configuration and Functions
PWP Package
16-Pins
Top View
PowerPAD
16
15
14
13
12
11
10
9
VOUT
VOUT
FB
GND
1
2
3
4
5
6
7
8
NC
VOUT
VOUT
VOUT
FB
GND
LBO
EN
VOUT
NC
SW
LBO
EN
SYNC
LBI
SW
PGND
PGND
PGND
VBAT
SW
SW
PGND
PGND
PGND
VBAT
LBI
SYNC
RSA Package
16-Pins
Top View
NC − No internal connection
Pin Functions
PIN
NAME
NO.
I/O
PWP
RSA
EN
9
11
DESCRIPTION
I
Enable input. (1/VBAT enabled, 0/GND disabled)
Voltage feedback of adjustable versions
FB
12
14
I
GND
11
13
I/O
LBI
7
9
I
Low battery comparator input (comparator enabled with EN)
LBO
10
12
O
Low battery comparator output (open drain)
NC
16
2
PGND
3, 4, 5
5, 6, 7
Control/logic ground
Not connected
I/O
PowerPAD™
Power ground
Must be soldered to achieve appropriate power dissipation. Should be connected to
PGND.
SYNC
8
10
I
Enable/disable power save mode (1/VBAT disabled, 0/GND enabled, clock signal for
synchronization)
SW
1, 2
3, 4
I
Boost and rectifying switch input
VBAT
6
8
I
Supply voltage
VOUT
13, 14, 15
1, 15, 16
O
DC/DC output
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
3
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
8 Specifications
8.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
VI
MIN
MAX
UNIT
Input voltage on LBI
–0.3
3.6
V
V
Input voltage on SW, VOUT, LBO, VBAT, SYNC, EN, FB
–0.3
7
TJ
Maximum junction temperature
–40
150
Tstg
Storage temperature range
–65
150
(1)
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
8.2 ESD Ratings
V(ESD)
(1)
(2)
Electrostatic discharge
MIN
MAX
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
pins (1)
–2000
2000
Charged device model (CDM), per JEDEC specification JESD22C101, all pins (2)
–1000
1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
8.3 Recommended Operating Conditions
MIN
NOM MAX
VI
Supply voltage at VBAT
1.8
5.5
UNIT
V
TA
Operating ambient temperature range
-40
85
°C
TJ
Operating virtual junction temperature range
-40
125
°C
8.4 Thermal Information
TPS6103x
THERMAL METRIC
(1)
PWP
RSA
16 PINS
16 PINS
RθJA
Junction-to-ambient thermal resistance
46.9
35.5
RθJC(top)
Junction-to-case (top) thermal resistance
25.8
36.7
RθJB
Junction-to-board thermal resistance
19.4
12.9
ψJT
Junction-to-top characterization parameter
0.8
0.5
ψJB
Junction-to-board characterization parameter
19.3
12.9
RθJC(bot)
Junction-to-case (bottom) thermal resistance
2.2
3.8
(1)
4
UNIT
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
8.5 Electrical Characteristics
over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature
range of 25°C) (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DC/DC STAGE
VI
Input voltage range
1.8
5.5
VO
TPS61030 output voltage range
1.8
5.5
V
VFB
TPS61030 feedback voltage
490
500
510
mV
f
Oscillator frequency
500
600
700
kHz
700
kHz
4000
4500
mA
Frequency range for synchronization
Switch current limit
500
VOUT= 5 V
3600
Start-up current limit
0.4 x ISW
mA
mΩ
SWN switch on resistance
VOUT= 5 V
55
SWP switch on resistance
VOUT= 5 V
55
Total accuracy
V
-3%
mΩ
3%
Line regulation
0.6%
Load regulation
0.6%
VBAT
IO = 0 mA, VEN = VBAT = 1.8 V,
VOUT =5 V
10
25
µA
VOUT
IO = 0 mA, VEN = VBAT = 1.8 V,
VOUT = 5 V
10
20
µA
VEN= 0 V, VBAT = 2.4 V
0.1
1
µA
510
mV
Quiescent current
Shutdown current
CONTROL STAGE
VUVLO
Under voltage lockout threshold
VLBI voltage decreasing
VIL
LBI voltage threshold
VLBI voltage decreasing
1.5
490
LBI input hysteresis
500
V
10
mV
LBI input current
EN = VBAT or GND
0.01
0.1
LBO output low voltage
VO = 3.3 V, IOI = 100 µA
0.04
0.4
LBO output low current
100
LBO output leakage current
VIL
EN, SYNC input low voltage
VIH
EN, SYNC input high voltage
VLBO= 7 V
0.01
Clamped on GND or VBAT
V
µA
0.1
µA
0.2 × VBAT
V
0.8 × VBAT
EN, SYNC input current
µA
V
0.01
0.1
µA
Overtemperature protection
140
°C
Overtemperature hysteresis
20
°C
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
5
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
8.6 Typical Characteristics
Table 1. Table Of Graphs
DC/DC CONVERTER
FIGURE
vs Input voltage
Figure 1,
Figure 2
vs Output current (TPS61030) (VO = 2.5 V, VI = 1.8 V, VSYNC = 0 V)
Figure 3
vs Output current (TPS61031) (VO = 3.3 V, VI = 1.8 V, 2.4 V, VSYNC = 0 V)
Figure 4
vs Output current (TPS61032) (VO = 5.0 V, VI = 2.4 V, 3.3 V, VSYNC = 0 V)
Figure 5
vs Input voltage (TPS61031) (IO = 10 mA, 100 mA, 1000 mA, VSYNC = 0 V)
Figure 6
vs Input voltage (TPS61032) (IO = 10 mA, 100 mA, 1000 mA, VSYNC = 0 V)
Figure 7
vs Output current (TPS61031) (VI = 2.4 V)
Figure 8
vs Output current (TPS61032) (VI = 3.3 V)
Figure 9
No-load supply current into VBAT
vs Input voltage (TPS61032)
Figure 10
No-load supply current into VOUT
vs Input voltage (TPS61032)
Figure 11
Minimum Load Resistance at
Startup
vs Input voltage (TPS61032)
Figure 12
Maximum output current
Efficiency
3.5
3.5
3
3
Maximum Output Current - A
Maximum Output Current - A
Output voltage
2.5
2
1.5
1
0.5
0
6
2.5
2
1.5
1
0.5
1.8
2.2
2.6
3
3.4
3.8
4.2
4.6
5
0
1.8
2.2
2.6
3
3.4
3.8
4.2
4.6
5
VI - Input Voltage - V
VI - Input Voltage - V
Figure 1. TPS61031 Maximum Output Current
vs Input Voltage
Figure 2. TPS61032 Maximum Output Current
vs Input Voltage
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
100
100
90
90
80
80
70
70
Efficiency - %
Efficiency - %
VBAT = 1.8 V
60
50
40
VBAT = 2.4 V
60
50
40
30
30
20
20
10
10
0
0
1
10
100
1000
IO - Output Current - mA
VO = 2.5 V
1
10000
10
1000
10000
VO = 3.3 V
VI = 1.8 V
Figure 3. TPS61030 Efficiency vs Output Current
Figure 4. TPS61031 Efficiency vs Output Current
100
100
IO = 100 mA
90
VBAT = 2.4 V
80
IO = 1000 mA
90
VBAT = 3.3 V
IO = 10 mA
Efficiency - %
70
Efficiency - %
100
IO - Output Current - mA
60
50
40
80
70
30
20
60
10
0
1
10
100
1000
IO - Output Current - mA
50
1.8
10000
2
2.2
2.4
2.6
2.8
VI - Input Voltage - V
3
3.2
VO = 5 V
Figure 5. Tps61032 Efficiency vs Output Current
Figure 6. TPS61031 Efficiency vs Input Voltage
3.4
100
IO = 100 mA
95
90
80
VO - Output Voltage - V
Efficiency - %
3.35
IO = 10 mA
85
IO = 1000 mA
75
70
65
3.3
3.25
60
55
50
3.2
1.8
2.2
2.6
3
3.4
3.8
VI - Input Voltage - V
4.2
4.6
5
1
10
100
1000
IO - Output Current - mA
10000
VBAT = 2.4 V
Figure 7. TPS61032 Efficiency vs Input Voltage
Figure 8. TPS61031 Output Voltage vs Output Current
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
7
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
16
5.15
14
85°C
12
25°C
No-Load Supply Current Into VBAT - µA
5.2
VO - Output Voltage - V
5.1
5.05
5
4.95
4.9
4.85
8
6
4
2
0
4.8
1
10
100
1000
IO - Output Current - mA
–40°C
10
10000
2
3
4
5
VI - Input Voltage - V
VBAT = 3.3 V
Figure 10. TPS61032 No-Load Supply Current into Vbat
vs input Voltage
Figure 9. TPS61032 Output Voltage
vs Output Current
14
85°C
12
Minimum Load Resistance at Startup - Ω
No-Load Supply Current Into VOUT - µA
14
25°C
–40°C
10
8
6
4
2
0
2
3
4
VI - Input Voltage - V
12
10
8
6
4
2
0
1.8
5
Figure 11. TPS61032 No-Load Supply Current Into Vout
vs Input Voltage
2.2
2.6
3
3.4
3.8
4.2
VI - Input Voltage - V
4.6
5
Figure 12. Minimum Load Resistance at Start-Up
vs Input Voltage
9 Parameter Measurement Information
L1
6.8 µH
SW
VOUT
VBAT
Power
Supply
C1
10 µF
R1
R3
EN
C2
2.2 µF
C3
220 µF
VCC
Boost Output
FB
LBI
R6
R4
R2
SYNC
GND
List of Components:
U1 = TPS6103xPWP
L1 = Sumida CDRH124–6R8
C1, C2 = X7R/X5R Ceramic
C3 = Low ESR Tantalum
8
Submit Documentation Feedback
LBO
Control Output
PGND
TPS6103x
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
10 Detailed Description
10.1 Overview
The TPS6103x synchronous step-up converter typically operates at a 600 kHz frequency pulse width modulation
(PWM) at moderate to heavy load currents. The converter enters Power Save mode at low load currents to
maintain a high efficiency over a wide load. The Power Save mode can also be disabled, forcing the converter to
operate at a fixed switching frequency. The TPS6103x family is based on a fixed frequency with multiple feed
forward controller topology. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored
and forwarded to the regulator. The peak current of the NMOS switch is also sensed to limit the maximum
current flowing through the switch and the inductor. It can also operate synchronized to an external clock signal
that is applied to the SYNC pin. Additionally, TPS6103x integrated the low-battery detector circuit typically used
to supervise the battery voltage and to generate an error flag when the battery voltage drops below a user-set
threshold voltage.
10.2 Functional Block Diagram
SW
VOUT
VBAT
AntiRinging
PGND
PGND
Gate
Control
100 kW
PGND
Error Amplifier _
10 pF
FB
Regulator
+
VREF = 0.5 V
+
_
Control Logic
Oscillator
GND
Temperature
Control
EN
SYNC
GND
+
_
LBI
+
_
Low Battery Comparator
LBO
VREF = 0.5 V
GND
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
9
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
10.3 Feature Description
10.3.1 Controller Circuit
The controller circuit of the device is based on a fixed frequency multiple feedforward controller topology. Input
voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator. So
changes in the operating conditions of the converter directly affect the duty cycle and must not take the indirect
and slow way through the control loop and the error amplifier. The control loop, determined by the error amplifier,
only has to handle small signal errors. The input for it is the feedback voltage on the FB pin or, at fixed output
voltage versions, the voltage on the internal resistor divider. It is compared with the internal reference voltage to
generate an accurate and stable output voltage.
The peak current of the NMOS switch is also sensed to limit the maximum current flowing through the switch and
the inductor. The typical peak current limit is set to 4000 mA. An internal temperature sensor prevents the device
from getting overheated in case of excessive power dissipation.
10.3.2 Synchronous Rectifier
The device integrates an N-channel and a P-channel MOSFET transistor to realize a synchronous rectifier.
Because the commonly used discrete Schottky rectifier is replaced with a low RDS(ON) PMOS switch, the power
conversion efficiency reaches 96%. To avoid ground shift due to the high currents in the NMOS switch, two
separate ground pins are used. The reference for all control functions is the GND pin. The source of the NMOS
switch is connected to PGND. Both grounds must be connected on the PCB at only one point close to the GND
pin. A special circuit is applied to disconnect the load from the input during shutdown of the converter. In
conventional synchronous rectifier circuits, the backgate diode of the high-side PMOS is forward biased in
shutdown and allows current flowing from the battery to the output. This device however uses a special circuit
which takes the cathode of the backgate diode of the high-side PMOS and disconnects it from the source when
the regulator is not enabled (EN = low).
The benefit of this feature for the system design engineer is that the battery is not depleted during shutdown of
the converter. No additional components have to be added to the design to make sure that the battery is
disconnected from the output of the converter.
10.4 Device Functional Modes
10.4.1 Device Enable
The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In
shutdown mode, the regulator stops switching, all internal control circuitry including the low-battery comparator is
switched off, and the load is isolated from the input (as described in the Synchronous Rectifier Section). This
also means that the output voltage can drop below the input voltage during shutdown. During start-up of the
converter, the duty cycle and the peak current are limited in order to avoid high peak currents drawn from the
battery.
10.4.1.1 Undervoltage Lockout
An undervoltage lockout function prevents device start-up if the supply voltage on VBAT is lower than
approximately 1.6 V. When in operation and the battery is being discharged, the device automatically enters the
shutdown mode if the voltage on VBAT drops below approximately 1.6 V. This undervoltage lockout function is
implemented in order to prevent the malfunctioning of the converter.
10.4.2 Softstart
When the device enables the internal start-up cycle starts with the first step, the precharge phase. During
precharge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input
voltage. The rectifying switch current is limited in that phase. This also limits the output current under short-circuit
conditions at the output. After charging the output capacitor to the input voltage the device starts switching. Until
the output voltage is reached, the boost switch current limit is set to 40% of its nominal value to avoid high peak
currents at the battery during startup. When the output voltage is reached, the regulator takes control and the
switch current limit is set back to 100%.
10
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
Device Functional Modes (continued)
10.4.3 Power Save Mode And Synchronization
The SYNC pin can be used to select different operation modes. To enable power save, SYNC must be set low.
Power save mode is used to improve efficiency at light load. In power save mode the converter only operates
when the output voltage trips below a set threshold voltage. It ramps up the output voltage with one or several
pulses and goes again into power save mode once the output voltage exceeds the set threshold voltage. This
power save mode can be disabled by setting the SYNC to VBAT.
Applying an external clock with a duty cycle between 30% and 70% at the SYNC pin forces the converter to
operate at the applied clock frequency. The external frequency has to be in the range of about ±20% of the
nominal internal frequency. Detailed values are shown in the electrical characteristic section of the data sheet.
10.4.4 Low Battery Detector Circuit—LBI/LBO
The low-battery detector circuit is typically used to supervise the battery voltage and to generate an error flag
when the battery voltage drops below a user-set threshold voltage. The function is active only when the device is
enabled. When the device is disabled, the LBO pin is high-impedance. The switching threshold is 500 mV at LBI.
During normal operation, LBO stays at high impedance when the voltage, applied at LBI, is above the threshold.
It is active low when the voltage at LBI goes below 500 mV.
The battery voltage, at which the detection circuit switches, can be programmed with a resistive divider
connected to the LBI pin. The resistive divider scales down the battery voltage to a voltage level of 500 mV,
which is then compared to the LBI threshold voltage. The LBI pin has a built-in hysteresis of 10 mV. See the
application section for more details about the programming of the LBI threshold. If the low-battery detection
circuit is not used, the LBI pin should be connected to GND (or to VBAT) and the LBO pin can be left
unconnected. Do not let the LBI pin float.
10.4.5 Low-EMI Switch
The device integrates a circuit that removes the ringing that typically appears on the SW node when the
converter enters discontinuous current mode. In this case, the current through the inductor ramps to zero and the
rectifying PMOS switch is turned off to prevent a reverse current flowing from the output capacitors back to the
battery. Due to the remaining energy that is stored in parasitic components of the semiconductor and the
inductor, a ringing on the SW pin is induced. The integrated antiringing switch clamps this voltage to VBAT and
therefore dampens ringing.
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
11
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
11 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
11.1 Application Information
The TPS6103x dc/dc converters are intended for systems powered by a dual or triple cell NiCd or NiMH battery
with a typical terminal voltage between 1.8 V and 5.5 V. They can also be used in systems powered by one-cell
Li-Ion with a typical stack voltage between 2.5 V and 4.2 V. Additionally, two or three primary and secondary
alkaline battery cells can be the power source in systems where the TPS6103x is used.
11.2 Typical Application
L1
SW
VOUT
C2
VBAT
Power
Supply
R1
C1
C3
VCC
Boost Output
R3
EN
FB
LBI
R6
R4
R2
SYNC
GND
LBO
Control Output
PGND
TPS6103x
Figure 13. Typical Application Circuit For Adjustable Output Voltage Option
11.2.1 Design Requirements
Use the following typical application design procedure to select external components values for the TPS61030
device.
Table 2. TPS61030 5 V Output Design Parameters
12
DESIGN PARAMETERS
EXAMPLE VALUES
Input Voltage Range
1.8 V to 5.5 V
Output Voltage
5.0 V
Output Voltage Ripple
+/- 3% VOUT
Transient Response
+/- 10% VOUT
Input Voltage Ripple
+/- 200mV
Output Current
2A
Operating Frequency
600 kHz
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
11.2.2 Detailed Design Procedure
11.2.2.1 Programming The Output Voltage
The output voltage of the TPS61030 dc/dc converter section can be adjusted with an external resistor divider.
The typical value of the voltage on the FB pin is 500 mV. The maximum allowed value for the output voltage is
5.5 V. The current through the resistive divider should be about 100 times greater than the current into the FB
pin. The typical current into the FB pin is 0.01 µA, and the voltage across R6 is typically 500 mV. Based on those
two values, the recommended value for R4 should be lower than 500 kΩ, in order to set the divider current at 1
µA or higher. Because of internal compensation circuitry the value for this resistor should be in the range of 200
kΩ. From that, the value of resistor R3, depending on the needed output voltage (VO), can be calculated using
equation 1:
R3 + R4
ǒ
Ǔ
V
O *1
V
FB
+ 180 kW
ǒ
Ǔ
V
O *1
500 mV
(1)
If as an example, an output voltage of 3.3 V is needed, a 1-MΩ resistor should be chosen for R3. If for any
reason the value for R4 is chosen significantly lower than 200 kΩ additional capacitance in parallel to R3 is
recommended. The required capacitance value can be easily calculated using Equation 2:
C
parR3
+ 10 pF
ǒ200R4kW –1Ǔ
(2)
11.2.2.2 Programming The LBI/LBO Threshold Voltage
The current through the resistive divider should be about 100 times greater than the current into the LBI pin. The
typical current into the LBI pin is 0.01 µA, and the voltage across R2 is equal to the LBI voltage threshold that is
generated on-chip, which has a value of 500 mV. The recommended value for R2 is therefore in the range of 500
kΩ. From that, the value of resistor R1, depending on the desired minimum battery voltage VBAT, can be
calculated using Equation 3.
R1 + R2
ǒ
V
V
BAT
LBI*threshold
Ǔ
*1
+ 390 kW
ǒ
V
Ǔ
BAT * 1
500 mV
(3)
The output of the low battery supervisor is a simple open-drain output that goes active low if the dedicated
battery voltage drops below the programmed threshold voltage on LBI. The output requires a pullup resistor with
a recommended value of 1 MΩ. The maximum voltage which is used to pull up the LBO outputs should not
exceed the output voltage of the dc/dc converter. If not used, the LBO pin can be left floating or tied to GND.
11.2.2.3 Inductor Selection
A boost converter normally requires two main passive components for storing energy during the conversion. A
boost inductor and a storage capacitor at the output are required. To select the boost inductor, it is
recommended to keep the possible peak inductor current below the current limit threshold of the power switch in
the chosen configuration. For example, the current limit threshold of the TPS6103x's switch is 4500 mA at an
output voltage of 5 V. The highest peak current through the inductor and the switch depends on the output load,
the input (VBAT), and the output voltage (VOUT). Estimation of the maximum average inductor current can be done
using Equation 4:
V
OUT
I +I
L
OUT V
0.8
BAT
(4)
For example, for an output current of 1000 mA at 5 V, at least 3500 mA of average current flows through the
inductor at a minimum input voltage of 1.8 V.
The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is
advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the
magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. But in the same way,
regulation time at load changes rises. In addition, a larger inductor increases the total system costs. With those
parameters, it is possible to calculate the value for the inductor by using Equation 5:
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
13
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
V
L+
BAT
DI
www.ti.com
ǒVOUT–VBATǓ
L
ƒ
V
OUT
(5)
Parameter f is the switching frequency and ΔIL is the ripple current in the inductor, i.e., 10% × IL. In this example,
the desired inductor has the value of 5.5 µH. In typical applications a 6.8 µH inductance is recommended. The
minimum possible inductance value is 2.2 µH. With the calculated inductance and current values, it is possible to
choose a suitable inductor. Care has to be taken that load transients and losses in the circuit can lead to higher
currents as estimated in equation 4. Also, the losses in the inductor caused by magnetic hysteresis losses and
copper losses are a major parameter for total circuit efficiency.
The following inductor series from different suppliers have been used with the TPS6103x converters:
Table 3. List Of Inductors (1)
VENDOR
INDUCTOR SERIES
CDRH124
Sumida
CDRH103R
CDRH104R
Wurth Electronik
EPCOS
(1)
7447779___
744771___
B82464G
See Third-Party Products Disclaimer
11.2.2.4 Capacitor Selection
11.2.2.4.1 Input Capacitor
At least a 10-µF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior
of the total power supply circuit. A ceramic capacitor or a tantalum capacitor with a 100-nF ceramic capacitor in
parallel, placed close to the IC, is recommended.
11.2.2.4.2 Output Capacitor
The major parameter necessary to define the output capacitor is the maximum allowed output voltage ripple of
the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. It is
possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero, by
using Equation 6:
I
C
min
+
OUT
ƒ
ǒVOUT * VBATǓ
DV
V
OUT
(6)
Parameter f is the switching frequency and ΔV is the maximum allowed ripple.
With a chosen ripple voltage of 10 mV, a minimum capacitance of 100 µF is needed. The total ripple is larger
due to the ESR of the output capacitor. This additional component of the ripple can be calculated using
Equation 7:
DV
+I
R
ESR
OUT
ESR
(7)
An additional ripple of 80 mV is the result of using a tantalum capacitor with a low ESR of 80 mΩ. The total ripple
is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. In this
example, the total ripple is 90 mV. Additional ripple is caused by load transients. This means that the output
capacitance needs to be larger than calculated above to meet the total ripple requirements.
The output capacitor must completely supply the load during the charging phase of the inductor. A reasonable
value of the output capacitance depends on the speed of the load transients and the load current during the load
change. With the calculated minimum value of 100 µF and load transient considerations, a recommended output
capacitance value is in around 220 µF. For economical reasons this usually is a tantalum capacitor. Because of
this the control loop has been optimized for using output capacitors with an ESR of above 30 mΩ. The minimum
value for the output capacitor is 22 µF.
14
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
11.2.2.4.2.1 Small Signal Stability
When using output capacitors with lower ESR, like ceramics, it is recommended to use the adjustable voltage
version. The missing ESR can be easily compensated there in the feedback divider. Typically a capacitor in the
range of 10 pF in parallel to R3 helps to obtain small signal stability with lowest ESR output capacitors. For more
detailed analysis the small signal transfer function of the error amplifier and regulator, which is given in Equation
8, can be used.
5 (R3 ) R4)
A
+ d +
REG
R4 (1 ) i w 2.3 ms)
V
FB
(8)
11.2.3 Application Curves
Output Voltage
20 mV/Div
Output Voltage
50 mV/Div, AC
Inductor Current
200 mA/Div
Inductor Current
200 mA/Div, DC
Timebase - 1 ms/Div
VI = 3.3 V
Timebase - 200 ms/Div
RL = 5 Ω
RL = 100 Ω
VI = 3.3 V
Figure 14. TPS61030 Output Voltage in Continuous Mode
Figure 15. TPS61030 Output Voltage in Power Save Mode
Output Current
500 mA/Div, DC
Input Voltage
500 mV/Div, DC
Output Voltage
20 mV/Div, AC
Output Voltage
50 mV/Div, AC
Timebase - 2 ms/Div
VI = 2.5 V
Timebase - 2 ms/Div
IL = 80 mA to 800 mA
Figure 16. TPS61030 Load Transient Response
VI = 2.2 V to 2.7 V
RL = 50 Ω
Figure 17. TPS61030 Line Transient Response
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
15
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
Enable
5 V/Div, DC
Output Voltage
2 V/Div, DC
Input Current
500 mA/Div, DC
Voltage at SW
2 V/Div, DC
Timebase - 400 ms/Div
RL = 20 Ω
VI = 2.4 V
Figure 18. TPS61030 DC/DC Converter Start-Up After Enable
11.2.4 System Examples
11.2.4.1 Power Supply Solution For Maximum Output Power
Second application example
L1
SW
6.8 µH
Battery
Input
VOUT
C2
2.2 µF
VBAT
R1
C1
10 µF
EN
C3
220 µF
VCC 5 V
Boost Output
FB
R6
LBI
R2
SYNC
GND
LBO
LBO
PGND
TPS61032
List of Components:
U1 = TPS6103xPWP
L1 = Sumida CDRH124–6R8
C1, C2 = X7R,X5R Ceramic
C3 = Low ESR Tantalum
Figure 19. Power Supply Solution For Maximum Output Power
16
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
11.2.4.2 Power Supply Solution With Auxiliary Positive Output Voltage
Third application example
C5
VCC2 10 V
Unregulated
Auxiliary Output
DS1
C6
1 µF
0.1 µF
L1
6.8 µH
SW
C2
2.2 µF
VBAT
Battery
Input
R1
C3
10 µF
VCC1 5 V
Boost Main Output
VOUT
C3
220 µF
EN
R6
FB
LBI
R2
SYNC
LBO
LBO
PGND
GND
List of Components:
U1 = TPS6103xPWP
L1 = Sumida CDRH124–6R8
C3, C5, C6, = X7R,X5R Ceramic
C3 = Low ESR Tantalum
DS1 = BAT54S
TPS61032
Figure 20. Power Supply Solution With Auxiliary Positive Output Voltage
11.2.4.3 Power Supply Solution with Auxiliary Negative Output Voltage
Fourth application example
C5
DS1
VCC2 –5 V
Unregulated
Auxiliary Output
C6
1 µF
0.1 µF
L1
6.8 µH
Battery
Input
SW
C2
2.2 µF
VBAT
C1
10 µF
R1
VCC1 5 V
Boost Main Output
VOUT
C3
220 µF
EN
FB
LBI
R6
R2
SYNC
GND
LBO
LBO
PGND
TPS61032
List of Components:
U1 = TPS6103xPWP
L1 = Sumida CDRH124–6R8
C1, C2, C5, C6 = X7R,X5R Ceramic
C3 = Low ESR Tantalum
DS1 = BAT54S
Figure 21. Power Supply Solution With Auxiliary Negative Output Voltage
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
17
TPS61030, TPS61031, TPS61032
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
www.ti.com
12 Power Supply Recommendations
The device is designed to operate from an input voltage supply range between 1.8 V and 5.5 V. This input supply
must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk
capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor
with a value of 47 μF is a typical choice.
13 Layout
13.1 Layout Considerations
As for all switching power supplies, the layout is an important step in the design, especially at high peak currents
and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as
well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground
tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC.
Use a common ground node for power ground and a different one for control ground to minimize the effects of
ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the
control ground, it is recommended to use short traces as well, separated from the power ground traces. This
avoids ground shift problems, which can occur due to superimposition of power ground current and control
ground current.
13.2 Layout Example
VIA to Ground Plane
Input
Capacitor
PGND
PGND
LBI
Resistor 1
PGND
VBAT
VIA to VBAT Plane
SW
LBI
SW
SYNC
LBI
Resistor 2
Inductor
Exposed PAD
Output
Capacitor 2
NC
EN
LBO
VOUT
GND
VOUT
VOUT
FB
GND
Feedback
Resistor 2
Feedback
Resistor 1
LBO Resistor
Output
Capacitor 1
GND
13.3 Thermal Considerations
Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires
special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added
heat sinks and convection surfaces, and the presence of other heat-generating components affect the powerdissipation limits of a given component.
18
Submit Documentation Feedback
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
TPS61030, TPS61031, TPS61032
www.ti.com
SLUS534G – SEPTEMBER 2002 – REVISED MARCH 2015
Thermal Considerations (continued)
Three basic approaches for enhancing thermal performance are listed below:
• Improving the power dissipation capability of the PCB design
• Improving the thermal coupling of the component to the PCB
• Introducing airflow in the system
The maximum junction temperature (TJ) of the TPS6103x devices is 125°C. The thermal resistance of the 16-pin
TSSOP PowerPAD package (PWP) is RΘJA = 36.5°C/W (QFN package, RSA, 38.1°C/W), if the PowerPAD is
soldered. Specified regulator operation is assured to a maximum ambient temperature TA of 85°C. Therefore, the
maximum power dissipation for the PWP package is about 1096 mW, for the RSA package it is about 1050 mW.
More power can be dissipated if the maximum ambient temperature of the application is lower.
T
*T
J(MAX)
A
P
+
+ 125°C * 85°C
D(MAX)
R
36.5°CńW
qJA
(9)
14 Device and Documentation Support
14.1 Device Support
14.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
14.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 4. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS61030
Click here
Click here
Click here
Click here
Click here
TPS61031
Click here
Click here
Click here
Click here
Click here
TPS61032
Click here
Click here
Click here
Click here
Click here
14.3 Trademarks
PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
14.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
14.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
15 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2002–2015, Texas Instruments Incorporated
Product Folder Links: TPS61030 TPS61031 TPS61032
Submit Documentation Feedback
19
PACKAGE OPTION ADDENDUM
www.ti.com
14-Oct-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
Samples
(4/5)
(6)
TPS61030PWP
ACTIVE
HTSSOP
PWP
16
90
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61030
Samples
TPS61030PWPG4
ACTIVE
HTSSOP
PWP
16
90
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61030
Samples
TPS61030PWPR
ACTIVE
HTSSOP
PWP
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61030
Samples
TPS61030PWPRG4
ACTIVE
HTSSOP
PWP
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61030
Samples
TPS61030RSAR
ACTIVE
QFN
RSA
16
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS6
1030
Samples
TPS61030RSARG4
ACTIVE
QFN
RSA
16
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS6
1030
Samples
TPS61031PWP
ACTIVE
HTSSOP
PWP
16
90
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61031
Samples
TPS61031PWPR
ACTIVE
HTSSOP
PWP
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61031
Samples
TPS61031RSAR
ACTIVE
QFN
RSA
16
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS6
1031
Samples
TPS61032PWP
ACTIVE
HTSSOP
PWP
16
90
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61032
Samples
TPS61032PWPR
ACTIVE
HTSSOP
PWP
16
2000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PS61032
Samples
TPS61032RSAR
ACTIVE
QFN
RSA
16
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS6
1032
Samples
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
