Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
TPS61390 85-VOUT Boost Converter With Current Mirror and Sample / Hold
1 Features
3 Description
•
•
•
•
•
•
The TPS61390 is a 700-kHz pulse-width modulating
(PWM) step-up converter with an 85-V switch FET
with an input ranging from 2.5 V to 5.5 V. The
switching peak current is up to 1000 mA. The
TPS61390 includes accurate current mirror with two
gain options selectable (1 : 5 or 4 : 5).
1
•
•
•
•
Input voltage range: 2.5 V to 5.5 V
Output voltage range: up to 85 V
R(DS)on of switching FET: 0.9 Ω
Switch current limit: 1000 mA
Sample window with minimum 400-ns
High optical power protection with 0.5-µs
response time
Switching frequency: 700 kHz
Quiescent current: 110 µA from VIN, 340 µA from
VOUT, 140 µA from AVCC
Soft-start time: 4.8 ms
Package: 3 mm × 3 mm × 0.75 mm QFN
Additionally, the TPS61390 integrates a sample-andhold circuitry for the burst-mode optical receiver
applications to capture the current flowing through the
APD and pass the current to an external ADC. The
device supports fast response time during the
transition between strong and weak optical density.
The TPS61390 also provides high optical-power
protection with an additional FET in series with the
APD power path with the typical response time of 0.5
µs . It can recover automatically once the high optical
releasing.
2 Applications
•
•
•
APD bias
Optical line terminal
High-voltage sensor supply
The TPS61390 is available in 3 mm × 3 mm QFN
package with exposed pad underneath.
Device Information(1)
PART NUMBER
TPS61390
PACKAGE
WQFN (16)
BODY SIZE (NOM)
3.00 mm × 3.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Circuit
Diode
L
VIN
VOUT
COUT1
ON
OFF
RPROTECT
SW
VIN
EN
CFILTER
MONIN
CAP
CCAP
VIN
RFILTER
RUP
VOUT_ADJ
FB
RSVCC
RADJ
AVCC
RDOWN
CAVCC
ISHORT
VSP
To ADC
RSHORT
4:5
1:5
GAIN
CAP
CCAP
AGND
SAMPLE
MON2
CMON2
APD
MON1
CMON1
1:5
RMON2
GND
4:5
RMON1
CAPD
TIA
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
7
Recommended Operating Conditions.......................
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description .............................................. 9
7.1 Overview ................................................................... 9
7.2 Functional Block Diagram ....................................... 10
7.3 Feature Description................................................. 10
7.4 Device Functional Mode ......................................... 12
8
Application and Implementation ........................ 13
8.1 Application Information............................................ 13
8.2 Typical Application ................................................. 13
9 Power Supply Recommendations...................... 17
10 Layout................................................................... 18
10.1 Layout Guidelines ................................................. 18
10.2 Layout Example .................................................... 18
11 Device and Documentation Support ................. 19
11.1
11.2
11.3
11.4
11.5
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
19
19
19
19
19
12 Mechanical, Packaging, and Orderable
Information ........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (June 2019) to Revision B
•
Changed text string in Current Mirror section from "The voltage of MON1 is up to 400 mV......." to "The maximum
voltage of MON1 and MON2 is 2.5 V."................................................................................................................................. 11
Changes from Original (April 2019) to Revision A
•
2
Page
Page
Changed status to Production Data ...................................................................................................................................... 1
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
5 Pin Configuration and Functions
VSP
1
GAIN
2
AGND
AVCC
SAMPLE
EN
16
15
14
13
RTE Package
16-Pin WQFN
Top View
12
FB
11
ISHORT
10
VIN
9
CAP
Thermal
6
7
8
GND
SW
4
MONIN
MON1
Pad
5
3
APD
MON2
Not to scale
Pin Functions
PIN
NAME
VSP
NO.
1
I/O
O
DESCRIPTION
Sample/Hold voltage output with single-ended output.
GAIN of the current mirror selection indicator of the sample/hold output:
Output low: sample/hold for current mirror gain 4 : 5;
GAIN
2
I
Output high: sample/hold for current mirror gain 1 : 5;
This pin can also be any input pin:
Input low: sample/hold for current mirror gain 4 : 5;
Input high: sample/hold for current mirror gain 1 : 5
MON2
3
O
Current mirror output pin of 1 : 5 ratio (Mirror current: APD current)
MON1
4
O
Current mirror output pin of 4 : 5 ratio (Mirror current: APD current)
APD
5
O
Power supply for the APD, connect this pin with the cathode of APD
MONIN
6
I
Current mirror input pin
GND
7
–
Power Ground
SW
8
PWR
CAP
9
O
Connecting a capacitor externally to lower the noise for current mirror.
VIN
10
I
IC power supply input
ISHORT
11
O
Programming the current limit for high optical power protection by a resistor between this pin and
GND.
FB
12
I
Feedback voltage
EN
13
I
Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it
into shutdown mode
SAMPLE
14
I
The sample trigger pin, the rising edge of this pin to trigger the sample and falling edge to hold the
sampled voltage.
AVCC
15
I
Power supply for the sample/hold circuitry
AGND
16
–
Analog ground for the sample / hold and current mirror circuitry
Exposed Thermal Pad
The switching node pin of the converter. It is connected to the drain of the internal low-side power
MOSFET and the source of the internal high-side power MOSFET
Connect with GND, TI recommends connecting to Power GND on PCB
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
3
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
6 Specifications
6.1 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
VIN
Input voltage
VOUT
Output voltage
TJ
Junction temperature
L
Effective Inductance
CIN
Effective Input Capacitance
COUT
Effective Output Capacitance
NOM
MAX
2.5
UNIT
5.5
V
20
85
V
–40
125
°C
4.7
µH
1
µF
0.1
µF
6.2 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
SW, APD, MONIN,CAP
–0.3
85
Other pins
–0.3
6
V
TJ
Operating junction temperature
–40
125
°C
Tstg
Storage temperature
–65
150
°C
Voltage
(1)
UNIT
V
Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.3 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per
ANSI/ESDA/JEDEC JS-001, allpins (1)
±1500
Charged device model (CDM), per JEDEC
specificationJESD22-C101, all pins (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.4 Thermal Information
TPS61390
THERMAL METRIC (1)
RTE (WQFN)
UNIT
16 PINS
RθJA
Junction-to-ambient thermal resistance
52.9
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
54.4
°C/W
RθJB
Junction-to-board thermal resistance
27.9
°C/W
ΨJT
Junction-to-top characterization parameter
2.0
°C/W
YJB
Junction-to-board characterization parameter
27.8
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
12.8
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
6.5 Electrical Characteristics
Over recommended free-air temperature range, VIN = 3.3 V, AVCC = 3.3 V, VMONIN = 20 V to 85 V, TJ = - 40°C to 125°C,
typical values are at TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER SUPPLY
VIN
Input voltage range
2.5
5.5
VIN falling
2.4
Under voltage lock out hysteresis
VUVLO rising - VUVLO falling
200
IQ_IN
Quiescent current into VIN pin
VIN = 3.3 V, VFB =VREF + 0.1 V, No
switching, -40 °C ≤ TJ ≤ 85 °C
110
140
uA
IQ_OUT
Quiescent current into VOUT pin
VIN = 3.3 V, VFB =VREF + 0.1 V,No
switching, -40 °C ≤ TJ ≤ 85 °C
340
430
uA
IQ_VCC
Quiescent current into AVCC pin
AVCC = 3.3 V -40 °C ≤ TJ ≤ 85 °C
140
180
uA
Shutdown current into VIN pin
2.5 V ≤ VIN ≤ 5.5 V, EN = 0, -40 °C ≤
TJ ≤ 85 °C
1
uA
1
uA
1
uA
VUVLO
ISD
Shutdown current into VOUT pin
Shutdown current into AVCC pin
EN = 0, -40 °C ≤ TJ ≤ 85 °C
AVCC = 3.3 V, EN = 0, -40 °C ≤ TJ ≤
85 °C
2.5
V
Under voltage lock out
V
mV
OUTPUT
VOUT
Output voltage range
VIN = 2.5 V to 5.5 V, TJ = 25 °C
VREF
Feedback regulation reference voltage VIN = 2.5 V to 5.5 V, -40 °C ≤ TJ ≤
125 °C
IFB
Feedback input leakage current
85
V
1.188
1.2
1.212
V
1.182
1.2
1.218
V
1
25
nA
900
1300
mΩ
kHz
POWER SWITCH
RDS(on)
Low-side FET on resistance
3 V ≤ VIN ≤ 5.5 V
SWITCHING CHARACTERISTIC
fSW
Switching frequency
VIN = 3.3 V, VOUT = 60 V
600
700
800
CURRENT MIRROR
kMON1
4:5 Current mirror gain
IAPD = 5 µA to 200 µA
0.76
0.8
0.84
kMON2
1:5 Current mirror gain
IAPD = 100 µA to 2 mA
0.19
0.2
0.21
VMON
MON1 / MON2 Threshold
380
400
420
mV
2.2
2.5
2.8
V
25
µA
VAPD_DRP
Current mirror voltage drop
IBIAS
Current mirror bias current
IAPD = 1 mA
IAPD = 5 µA
2.45
15
20
V
SAMPLE / HOLD
VERROR
Sample/hold output error steady,+/-6
sigma
IAPD = 20 uA, GAIN = 0.8, RMON = 3
kΩ
-15
+15
%
VERROR
Sample/hold output error steady,+/-6
sigma
IAPD = 500 µA, GAIN = 0.2, RMON =
3 kΩ
-5
+5
%
tSP_DEL
Amplifier settling down time
10
µs
tGAIN_COMP
Gain selection comparator time
+/-20% gap of threshold
8
µs
Drop voltage during sample/hold
Sample voltage sensing value
variation at 10-100 µs, (MaxMin)/Average
1
%
VDROP_SP
CURRENT LIMIT
ILIM_SW
Peak switching current limit
ISHORT
High optical power current limit
VIN = 3.3 V, VOUT = 60 V
800
1000
1200
mA
RISHORT = 25 kΩ
3.7
4
4.3
mA
RISHORT = 50 kΩ
1.8
2
2.2
mA
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
5
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
Electrical Characteristics (continued)
Over recommended free-air temperature range, VIN = 3.3 V, AVCC = 3.3 V, VMONIN = 20 V to 85 V, TJ = - 40°C to 125°C,
typical values are at TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CONTROL (EN, SAMPLE, GAIN)
VEN_H
EN Logic high threshold
VEN_L
EN Logic low threshold
REN
EN pull down resistor
VSAMPLE_H
Sample Logic high threshold
VSAMPLE_L
Sample Logic low threshold
VGAIN_H
Gain Logic high threshold
VGAIN_L
Gain Logic low threshold
RGAIN_OUT
Output resistor
1.2
0.4
V
V
800
kΩ
0.7 x
AVCC
0.3 x
AVCC
V
V
0.7 x
AVCC
0.3 x
AVCC
V
V
5.5
kΩ
TIMING
tSS
Soft start time
Ref voltage 0 to 1.2V
4.8
ms
tDELAY
Delay time for high optical power
protection
IAPD = 5 mA, ISHORT = 3 mA
0.5
µs
150
°C
20
°C
THERMAL PROTECTION
TSD
Thermal shutdown threshold
TJ rising
TSD_HYS
Thermal shutdown hysteresis
TJ falling below TSD
6
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
6.6 Typical Characteristics
80
41
40.8
40.6
Output Voltage (V)
Efficiency (%)
60
40
40.4
40.2
40
39.8
39.6
20
39.4
VOUT (V)
60
40
39.2
39
0
5E-6 1E-5 2E-5
0.0001
0.001
Output Current (A)
VIN = 3.3 V
Output current
(boost) = 0 to 8 mA
0.005
0
0.001 0.002 0.003 0.004 0.005 0.006 0.007 0.008
Output Current (A)
D002
D001
L = 4. 7 µH
COUT = 0.1 µF
VIN = 3.3 V
Output current
(boost) = 0 to 8 mA
135
1.2005
130
1.2
1.1995
1.199
1.1985
1.198
125
120
115
110
-40oC
25oC
85oC
105
1.1975
1.197
-40
COUT = 0.1 µF
Figure 2. Load regulation
1.201
Quiescent current (PA)
Reference Voltage (V)
Figure 1. Efficiency vs. Output Current
L = 4. 7 µH
-20
VIN = 3.3 V
0
20
40
60
80
Temperature (qC)
100
VOUT = 60 V
120
100
2.4
140
2.7
3
3.3
D003
COUT = 0.1 µF
3.6 3.9 4.2 4.5
Input voltage (V)
4.8
5.1
5.4
5.7
D004
VOUT = 60 V
Figure 4. Quiescent current vs. Input voltage
Figure 3. Reference voltage
380
1200
370
1000
365
Rdson (m:)
Quiescent current (PA)
375
360
355
350
800
600
-40qC
25qC
85qC
345
340
20 25 30 35 40 45 50 55 60 65 70 75 80 85
Output voltage (V)
D005
VIN = 3.3 V
VIN = 3.3 V
400
-40
-20
VIN = 3.3 V
Figure 5. Quiescent current vs. Output voltage
0
20
40
60
80
Temperature (qC)
100
120
140
D006
VOUT = 60 V
Figure 6. Rdson vs. Temperature
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
7
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
Typical Characteristics (continued)
2.75
Voltage drop of current mirror (V)
2.7
2.6
UVLO (V)
2.5
2.4
2.3
2.2
2.1
-40
Rising
Falling
2.7
2.65
2.6
2.55
TJ (qC)
25
-40
85
2.5
2.45
-20
0
20
40
60
Temperature (qC)
80
100
120
0
200
400
600
D007
VOUT = 60 V
VIN = 3.3 V
Figure 7. Vin UVLO
800 1000 1200 1400 1600 1800 2000
APD current (PA)
D008
VOUT = 60 V
Figure 8. Voltage drop of current mirror vs. current
860
2.5
2
810
VSP voltage (V)
Switching frequency (kHz)
2.25
760
1.75
1.5
1.25
1
0.75
710
0.5
0.25
660
0.005 0.01 0.02
VIN = 3.3 V
MON resistor = 3.01 kohm
0
0.05 0.1 0.2 0.3 0.5
Output current (mA)
1
2 3 4 5 678
0
D009
VOUT = 60 V
400
600
800
1000
APD current (PA)
VIN = 3.3 V
Figure 9. Switching frequency vs. Output current
8
200
Submit Documentation Feedback
1200
1400
D010
VOUT = 60 V
Figure 10. VSP voltage vs. APD current
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
7 Detailed Description
7.1 Overview
The TPS61390 is a fully integrated boost converter with an 85-V FET to convert a low input voltage to a higher
voltage for biasing the APD. The TPS61390 supports an input voltage ranging from 2.5 V to 5.5 V. The device
operates at a 700 kHz pulse-width modulation (PWM) crossing the whole load range.
The device can accurately mirror the APD current ranging from 0.5 uA to 2 mA. There are two ratio options for
the current proportional to APD current: the MON1 (4 : 5) and MON2 (1 : 5). By connecting a resistor from the
mirror output (MON1 or MON2) to GND, the current flowing through the APD is converted into the voltage
crossing the resistor from MON1 / MON2 to GND.
With the sample / hold circuitry built-in and triggered by an external sampling clock, the current mirror signal
(voltage) is transferred and stored on the holdup capacitor, the voltage on the holdup capacitor is then passed
over to the output of an operational amplifier. An external ADC can sense the voltage of the output of the
operational amplifier to measure the optical intensity.
Additionally, a high power optical protection is integrated by clamping the pre-set current limit (program by the
ISHORT resistor). The response time of the high optical power is typically 0.5 µs. The device could recovery
automatically when the high optical power is removed.
The device comes in a 3-mm × 3-mm QFN package with the operating junction temperature covering from –40°C
to 125°C.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
9
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
7.2 Functional Block Diagram
SW
VIN
EN
DRIVER
REG
Control
MONIN
VREF
Q
R
S
FB
VCC
AVCC
ISHORT
ISHORT_REF
ISHORT_SEN
VSP
AVCC
CAP
GAIN
4:5
1:5
APD
AGND
Discharge
SAMPLE
MON2
MON1
GND
7.3 Feature Description
7.3.1 Undervoltage Lockout
An undervoltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below
the typical UVLO threshold of 2.5 V. A hysteresis of 200 mV is added so that the device cannot be enabled again
until the input voltage goes up to 200 mV.
7.3.2 Enable and Disable
When the input voltage is above maximal UVLO rising threshold of 2.5 V and the EN pin is pulled above the high
threshold (1.2 V min.), the TPS61390 is enabled. When the EN pin is pulled below the low threshold (0.4
maximum), the device goes into shutdown mode.
10
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
Feature Description (continued)
7.3.3 Current Mirror
There are two current mirror options for TPS61390: the gain of 4: 5 (MON1) and 1: 5 (MON2). The maximum
voltage of MON1 and MON2 is 2.5 V.
7.3.4 Sample and Hold
The TPS61390 has the sample-and-hold circuitry built in, including a holdup capacitor for storing the voltage
capture, a FET switch, and one operational amplifier, illustrated in Functional Block Diagram.
To sample the current mirror signal, the switch connects the capacitor to the input of the common-mode
operational amplifier. The amplifier converts the voltage of the capacitor to the output terminal with 4:1 ratio.
In hold mode the switch disconnects the hold-up capacitor from the operation amplifier, the voltage of the
capacitor is discharged to 0 before connecting with current mirror output terminal (MON1 and MON2).
These are two ratios of the current mirror that can be selected automatically by comparing the MON1 voltage
with the internal 400-mV reference. The voltage of MON1 is sampled if the MON1 voltage is below 400 mV, while
the voltage of MON2 is sampled if MON1 being larger than 400 mV. The GAIN pin reports which ratio is selected
for the sample and hold, the logic low (0) for MON1 while logic high (AVCC) for MON2 selected.
Also, the GAIN can be externally selected, pulling low to select the 1 : 5 while high for 4 : 5 ratio.
The voltage measured on VSP pin is calculated by Equation 1 and Equation 2 :
VSP = 4 ´ (0.8 ´ IAPD ´ RMON1) + 4 ´ (IBIAS ´ RMON1)
where
•
•
•
•
VSP is the voltage sampled on VSP pin
IAPD is the current flowing through the APD pin.
RMON1 is the resistor connecting with MON1 pin
IBIAS is the bias current of current mirror
(1)
VSP = 4 ´ (0.2 ´ IAPD ´ RMON2 ) + 4 ´ (IBIAS ´ RMON2 )
where
•
RMON2 is the resistor connecting with MON2 pin
(2)
The bias current is around 20 µA (typical) when there is no APD current flowing through. The bias voltage of
MON1 or MON2 is 60 mV given a 3-kΩ MON resistor connected with MON1 or MON2. Also, the VSP voltage is
reset to 250 mV prior to every sample clock coming. The maximum voltage of the MON1 is clamped to 400 mV
while maximum of MON2 is 2.5 V. The maximum voltage of VSP is close to the AVCC (0.1 V lower typically),
which is the supply voltage of the sample and hold circuitry.
As the timing diagram shown in Figure 11, the sample and hold is enabled by the rising edge of an external clock
connecting to the SAMPLE pin, the holdup capacitor captures the voltage of current mirror signal (the voltage of
MON1 and MON2).
At the falling edge, the sampling is stopped, and the voltage stored on the holdup capacitor is transferred to the
output of the operational amplifier. The minimum time of the sampling time the TPS61390 supports is 350 ns
(typically). The voltage on the stored capacitor is switched to the amplifier’s input voltage. There is approximately
10-µs delay time to make the output voltage of the amplifier ready.
The GAIN selector is always active and the GAIN value is captured by the falling edge of the sample signal.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
11
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
Feature Description (continued)
IAPD
MON1 / MON2
Sample time
Sample
Amplifier settling down
time 10 us (max.)
Sample Value Valid Time
(for ADC capture the voltage)
VSP
Gain
Gain Valid Time
Figure 11. TPS61390 Sample / Hold Circuit Timing
The output settling time of the operational amplifier is 10 µs while the maximum duration time is 100 µs with 1%
derating (with the nominal voltage).
7.3.5 High Optical Power Protection
There is an additional FET in series of power path connecting with the APD. When the current flowing through
the APD exceeds the short protection threshold (set by connecting the resistor from ISHORT to GND), the on
resistance of the FET becomes larger to clamp the current within the protection threshold by lowering the APD
bias voltage. It takes typically 0.5 µs for the FET to respond in case of high optical power occuring.
When the high optical power condition releases, the TPS61390 recovers automatically back to the normal
operation mode.
7.4 Device Functional Mode
7.4.1 PFM Operation
The TPS61390 integrates a power save mode with pulse frequency modulation (PFM) at the light load. When a
light load condition occurs, the COMP pin voltage naturally decreases and reduces the peak current. When the
COMP pin voltage further goes down with the load lowered and reaches the pre-set low threshold, the output of
the error amplifier is clamped at this threshold and does not go down any more. If the load is further lowered, the
device skips the switching cycles and reduces the switching losses and improves efficiency at the light load
condition by reducing the average switching frequency.
12
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS61390 is a step-up DC/DC converter with current monitor and sample / hold circuitry integrated. The
following design procedure can be used to select component values for the TPS61390. This section presents a
simplified discussion of the design process.
8.2 Typical Application
This application is designed for 2.5-V to 5.5-V input, and 60-V output user case
Diode
L
VIN
VOUT
COUT1
ON
OFF
RPROTECT
SW
VIN
EN
CFILTER
MONIN
CAP
CCAP
VIN
RFILTER
RUP
VOUT_ADJ
FB
RSVCC
RADJ
AVCC
RDOWN
CAVCC
ISHORT
VSP
To ADC
RSHORT
4:5
1:5
GAIN
CAP
CCAP
AGND
SAMPLE
MON2
CMON2
APD
MON1
CMON1
1:5
RMON2
GND
4:5
RMON1
CAPD
TIA
Figure 12. TPS61390 Typical Application
8.2.1 Design Requirement
For this design example, use Table 1 as the design parameters.
Table 1. Design Parameters
PARAMETER
VALUE
Input voltage range
2.5 V to 5.5 V
Output voltage
60 V
Operating frequency
700 kHz
APD Current
0 to 2 mA
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
13
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
8.2.2 Detailed Design Procedure
8.2.2.1 Selecting the Rectifier Diode
A Schottky diode is the preferred type for the rectifier diode due to its low forward voltage drop and small reverse
recovery charge. Low reverse leakage current is important parameter when selecting the Schottky diode. The
diode must be rated to handle the maximum output voltage plus the switching node ringing. Also, it must be able
to handle the average output current.
8.2.2.2 Selecting the Inductor
It is suggested that the TPS61390 device works in the DCM operation; otherwise the output voltage would not be
delivered for low input voltage to high output voltage.
With the device working in DCM operation, the maximum inductor could be calculated by equation Equation 3
and Equation 4:
L MAX =
VIN ´ D
fSW ´ ILIM
where
•
•
•
•
VIN is input voltage
D is duty cycle
fSW is switching frequency
ILIM is current limit
(3)
For instance, if VIN = 3.3 V, VOUT = 60 V, fSW = 600 kHz, ILIM = 0.8 A, the LMAX = 6.5 µH
However, there is minimum inductance is determined by the power delivered to the output side at given input
condition.
L MIN = 2 ´
V OUT ´ IOUT
eff ´ fSW ´ ILIM 2
where
•
•
•
•
•
VOUT is output voltage
IOUT is output current
eff is the efficiency
fSW is switching frequency
ILIM is current limit
(4)
For instance, if IOUT = 8 mA, VOUT = 60 V, fSW = 600 kHz, ILIM = 0.8 A, eff = 0.6, the LMIN = 4.2 µH
With the calculation aforementioned, the operating inductor is recommended between the LMIN and LMAX.
The 4.7 µH inductance is optimum value for using the TPS61390 in application.
8.2.2.3 Selecting Output Capacitor
Use low ESR capacitors at the output to minimize output voltage ripple. Use only X5R and X7R types, which
retain their capacitance over wider voltage and temperature ranges than other types. Typically use a 0.1-μF to 1μF capacitor for output voltage. Take care when evaluating the derating of a ceramic capacitor under the DC
bias. Ceramic capacitors can derate its capacitance at its rated voltage. Therefore, consider enough margins on
the voltage rating to ensure adequate capacitance at the required output voltage.
8.2.2.4 Selecting Filter Resistor and Capacitor
TI recommends an additional R-C filter be added for low ripple applications. The filter parameters is
characterized based on the ripple requirement. Typically, use a 100-Ω and 0.1-µF filter to reduce the switching
output ripple.
8.2.2.5 Setting the Output Voltage
The output voltage of the TPS61390 is externally adjustable using a resistor divider network. The relationship
between the output voltage and the resistor divider is given by Equation 5.
14
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
VOUT = VFB ´ (1 +
RUP
)
RDOWN
where
•
•
•
VOUT is the output voltage
RUP the top divider resistor
RDOWN is the bottom divider resistor
(5)
Choose RDOWN to be approximately 10 kΩ. Slightly increasing or decreasing RDOWN can result in closer output
voltage matching when using standard value resistors. In this design, RDOWN = 10 kΩ and RUP = 487 kΩ,
resulting in an output voltage of 60 V.
8.2.2.6 Selecting Sample Window
A pulse signal is connected with SAMPLE pin; the minimum window is 350 ns while the frequency of the pulse is
lower than 100 kHz.
8.2.2.7 Selecting Capacitor for CAP pin
TI recommends placing a ceramic capacitor from CAP pin to GND to lower the noise for the APD current mirror.
A ceramic capacitor between 10 nF and 100 nF is recommended from CAP pin to GND.
8.2.2.8 Selecting Capacitor for AVCC pin
The control circuitry is powered by AVCC. A ceramic capacitor must be placed close to AVCC, with a typical
capacitor value of 2.2 µF.
8.2.2.9 Selecting Capacitor for APD pin
A ceramic capacitor is required to make the APD current mirror more accurately against the noise coupling. The
recommended values are from 100 pF to 470 pF.
8.2.2.10 Selecting the Resistors of MON1 or MON2
The TPS61390 provides two currents proportional to APD current on the MON pins, 4 : 5 and 1 : 5. The voltage
of the resistors connecting to the MON pins convert the APD current to voltage. The relation between APD
current and the voltage on MON 1 or MON 2 pins is shown in Equation 1 and Equation 2 .
The resistor value depends on the VSP pin voltage. While RC time constant of MON 1 and MON 2 is
recommended to be 1/10 of the sample window time.
8.2.2.11 Selecting the Capacitors of MON1 or MON2
The capacitors are added to the MON1 or MON2 pins to decouple the noise of APD transient current. Suggested
RC time (formed by the MON1 or MON2 is 1/10 with that of the sample window. With 3-kΩ RMON resistance, TI
recommends a 10-pF capacitor connecting MON1 or MON2 pins to make sure the voltage on MON1 or MON2 is
stable before sample signal coming.
It is recommended that RC time constant of MON 1 and MON 2 is around 1/10 of the sample window time.
8.2.2.12 Selecting the Resistor of Gain pin
The GAIN pin can be configured as both input and output. If the GAIN pin is configured as output pin, TI
recommends that it be directly connected with the external I/O.
If the pin is configured as the input pin to select the current mirror ratio, the pull up or pull down resistor must be
lower than 1-kΩ as there is an internal 5-kΩ resistor on the GAIN pin.
8.2.2.13 Selecting the Short Current Limit
The output current short-protection threshold of the TPS61390 can be programmed by an external resistor with
Equation 6 .The short protection threshold is calculated by Equation 1 and Equation 2:
ISHORT =
100
R SHORT
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
15
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
where
•
•
ISHORT (mA) is the short protection threshold
RSHORT(kΩ) is the resistor connecting from ISHORT pin to GND
(6)
For instance, if RSHORT = 25 kΩ, the ISHORT = 4 mA.
8.2.3 Application Curves
Typical condition VIN = 3.3 V, VOUT = 60 V, RSHORT = 5 kΩ, RMON1/2 = 3.01 kΩ and CMON1/2 = 10 pF.
Application waveforms are measured with the inductor 4.7 µH and the output capacitance 0.1 µF at room
temperature.
CH3: Sample,
2.0 V / DIV
CH2: MON2,
2.0 V / DIV
CH3: APD
current control
Low-0, High-4mA
CH1: APD current control
(High-5uA; Low-1mA)
CH1: Sample,
1.0 V / DIV
CH2: VSP,
2.0 V / DIV
Time 100 ns / DIV
Time 100 ns / DIV
VIN = 3.3 V
VOUT = 60 V
APD current = 1mA
to 5 µA transient
Figure 13. APD current transient
CH1: VMONIN_ripple (AC)
20 mv / DIV
VIN = 3.3 V
VOUT = 60 V
APD current = 0 to
4 mA transient
Figure 14. High optical current protection
CH2: Sample
1.0 V / DIV
CH4: Inductor current,
500 mA / DIV
CH1: MON1
1.0 V / DIV
Time 1 us / DIV
VIN = 3.3 V
VOUT = 60 V
Time 100 ns / DIV
APD current = 1
mA
VIN = 3.3 V
Figure 15. Output voltage ripple with 100 Ω / 0.1 µF filter
16
Submit Documentation Feedback
VOUT = 60 V
APD current = 1
mA
Figure 16. MON 1 settling time
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
CH2: EN
2.0 V / DIV
CH3: VOUT
20 V / DIV
CH4: Inductor current
500 mA / DIV
Time 2ms / DIV
VIN = 3.3 V
VOUT = 60 V
APD current = 1mA
Figure 17. Startup
9 Power Supply Recommendations
The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply
must be well regulated. If the input supply is located more than a few inches from the device, the bulk
capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value
of 47 µF is a typical choice.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
17
TPS61390
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
www.ti.com
10 Layout
10.1 Layout Guidelines
The basic PCB board layout requires a separation of sensitive signal and power paths. If the layout is not
carefully done, the regulator could suffer from the instability or noise problems. Use the following checklist to get
good performance for a well-designed board:
• Minimize the high current path including the switch FET, rectifier FET, and the output capacitor. This loop
contains high di / dt switching currents (nano seconds per ampere) and easy to transduce the high frequency
noise;
• Place the noise sensitive network like sample hold and current mirror output (MON1, MON2) being far away
from the SW trace;
• Split the ground for the power GND, signal GND. Use a separate ground trace to connect the sample/hold
and boost circuitry. Connect this ground trace to the main power ground at a single point to minimize
circulating currents.
10.2 Layout Example
GND
AGND
SAMPL E
R
EN
AVCC
AGND
C
R
R
VSP
FB
GAIN
ISHORT
MON2
VIN
MON1
CAP
R
C
GND
C
R
R
GND
MONIN
APD
AGND
SW
L
VIN
D
APD
C
R
C
GND
TIA
VOUT
Figure 18. Layout Example
18
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
TPS61390
www.ti.com
SLVSEL7B – APRIL 2019 – REVISED OCTOBER 2019
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPS61390
19
PACKAGE OPTION ADDENDUM
www.ti.com
28-Sep-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS61390RTER
ACTIVE
WQFN
RTE
16
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
1XQH
TPS61390RTET
ACTIVE
WQFN
RTE
16
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
1XQH
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
