Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
TPS6206x 3-MHz, 1.6-A, Step Down Converter in 2-mm × 2-mm WSON Package
1 Features
3 Description
•
•
•
•
•
•
•
•
•
•
•
•
•
The TPS6206x is a family of highly efficient
synchronous step-down DC-DC converters. They
provide up to 1.6-A output current.
1
3-MHz Switching Frequency
VIN Range from 2.7 V to 6 V
1.6-A Output Current
Up to 97% Efficiency
Power Save Mode and 3-MHz Fixed PWM Mode
Output Voltage Accuracy in PWM Mode ±1.5%
Output Discharge Function
Typical 18-µA Quiescent Current
100% Duty Cycle for Lowest Dropout
Voltage Positioning
Clock Dithering
Supports Maximum 1-mm Height Solutions
Available in a 2 mm × 2 mm × 0.75 mm WSON
In the shutdown mode, the current consumption is
reduced to less than 1 µA and an internal circuit
discharges the output capacitor.
TPS6206x family is optimized for operation with a tiny
1-µH inductor and a small 10-µF output capacitor to
achieve smallest solution size and high regulation
performance.
2 Applications
•
•
•
•
With an input voltage range of 2.7 V to 6 V, the
device is a perfect fit for power conversion from a
single Li-Ion battery as well from 5-V or 3.3-V system
supply rails. The TPS6206x operates at 3-MHz fixed
frequency and enters power save mode operation at
light load currents to maintain high efficiency over the
entire load current range. The power save mode is
optimized for low output voltage ripple. For low noise
applications, the device can be forced into fixed
frequency PWM mode by pulling the MODE pin high.
Point of Load (POL)
Notebooks, Pocket PCs
Portable Media Players
DSP Supplies
The TPS6206x operates over a free air temperature
of –40°C to 85°C. The device is available in a small
2-mm × 2-mm × 0.75-mm 8-pin WSON PowerPAD™
integrated circuit package.
Device Information(1)
PART NUMBER
TPS62060
TPS62061
TPS62063
PACKAGE
WSON (8)
BODY SIZE (NOM)
2.00 mm × 2.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Schematic
TPS62060
PVIN
10 µF
EN
MODE
AGND
PGND
100
SW
R1
360 kΩ
AVIN
CIN
Efficiency vs Load Current
VOUT = 1.8 V
up to 1.6 A
L
1.0 µH
FB
R2
180 kΩ
Cff
22 pF
VIN = 3.7 V
95
COUT
10 µF
90
VIN = 4.2 V
VIN = 5 V
85
Efficiency - %
VIN = 2.7 V to 6 V
80
75
70
65
L = 1.2 mH (NRG4026T 1R2),
COUT = 22 mF (0603 size),
VOUT = 3.3 V,
Mode: Auto PFM/PWM
60
55
50
0
0.2
0.4
0.6
0.8
1
1.2
IL - Load Current - A
1.4
1.6
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
4
4
4
4
5
5
6
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Dissipation Ratings ...................................................
Typical Characteristics ..............................................
Detailed Description .............................................. 7
8.1 Overview ................................................................... 7
8.2 Functional Block Diagram ......................................... 7
8.3 Feature Description................................................... 8
8.4 Device Functional Modes.......................................... 8
9
Application and Implementation ........................ 11
9.1 Application Information............................................ 11
9.2 Typical Application ................................................. 11
10 Power Supply Recommendations ..................... 17
11 Layout................................................................... 17
11.1 Layout Guidelines ................................................. 17
11.2 Layout Example .................................................... 17
12 Device and Documentation Support ................. 18
12.1
12.2
12.3
12.4
12.5
12.6
Device Support......................................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
18
18
18
18
18
18
13 Mechanical, Packaging, and Orderable
Information ........................................................... 18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (January 2011) to Revision B
•
2
Page
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
5 Device Comparison Table (1)
FUNCTION
PART NUMBER
OUTPUT
VOLTAGE (1)
MODE
Power Good
(PG)
TPS62060
Adjustable
Selectable
No
1.6 A
TPS62061
1.8 V fix
Selectable
No
1.6 A
TPS62063
3.3 V fix
Selectable
No
1.6 A
TPS6206x (1)
Adjustable
no
yes
1.6 A
(1)
(1)
MAXIMUM OUTPUT
CURRENT
PACKAGE
DESIGNATOR
PACKAGE
MARKING
CGY
DSG
CGX
QXD
—
For the most current package and ordering information, see the Mechanical, Packaging, and Orderable Information section at the end of
this document, or see the TI website at www.ti.com.
Contact TI for fixed output voltage options / Power Good output options
6 Pin Configuration and Functions
PGND 1
SW 2
AGND 3
FB 4
PowerPAD
DSG Package
8-Pin WSON With PowerPAD
Top View
8 PVIN
7 AVIN
6 MODE
5 EN
Pin Functions
PIN
TYPE
DESCRIPTION
NAME
NO.
AGND
3
I
Analog GND supply pin for the control circuit.
AVIN
7
I
Analog VIN power supply for the control circuit. Must be connected to PVIN and input capacitor.
EN
5
I
This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode.
Pulling this pin to high enables the device. This pin must be terminated
FB
4
I
Feedback pin for the internal regulation loop. Connect the external resistor divider to this pin. In case
of fixed output voltage option, connect this pin directly to the output capacitor
MODE
6
I
When MODE pin = High forces the device to operate in fixed frequency PWM mode. When MODE pin
= Low enables the power save mode with automatic transition from PFM mode to fixed frequency
PWM mode.
PGND
1
PWR
GND supply pin for the output stage.
PVIN
8
PWR
VIN power supply pin for the output stage.
SW
2
O
This is the switch pin and is connected to the internal MOSFET switches. Connect the external
inductor between this terminal and the output capacitor.
—
For good thermal performance, this PAD must be soldered to the land pattern on the PCB. This PAD
should be used as device GND.
PowerPAD
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
3
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
Voltage (2)
Current (source)
(2)
MAX
–0.3
7
EN, MODE, FB
–0.3
VIN +0.3 < 7
SW
–0.3
7
Peak output
Temperature
(1)
MIN
AVIN, PVIN
UNIT
V
Internally limited
A
Junction, TJ
–40
125
Storage, Tstg
–65
150
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to network ground terminal.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
MIN
AVIN , PVIN
Supply voltage
NOM
2.7
6
Output current capability
1600
Output voltage for adjustable voltage
0.8
L
Effective inductance
0.7
COUT
Effective output capacitance
4.5
TA
Operating ambient temperature (1)
–40
TJ
Operating junction temperature
–40
(1)
MAX
UNIT
V
mA
VIN
V
1
1.6
µH
10
22
µF
85
°C
125
°C
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA(max)) is dependent on the maximum operating junction temperature (TJ(max)), the
maximum power dissipation of the device in the application (PD(max)), and the junction-to-ambient thermal resistance of the
part/package in the application (θJA), as given by the following equation: TA(max)= TJ(max)–(θJA × PD(max))
7.4 Thermal Information
TPS62060,
TPS62061,
TPS62063
THERMAL METRIC (1)
UNIT
DSG (WSON)
8 PINS
RθJA
Junction-to-ambient thermal resistance
64.68
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
80.6
°C/W
RθJB
Junction-to-board thermal resistance
34.63
°C/W
ψJT
Junction-to-top characterization parameter
1.65
°C/W
ψJB
Junction-to-board characterization parameter
35.02
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
6.61
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
7.5 Electrical Characteristics
Over full operating ambient temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply
for condition VIN = EN = 3.6 V. External components CIN = 10 μF 0603, COUT = 10 μF 0603, L = 1 μH, see the parameter
measurement information.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY
VIN
Input voltage range
IQ
Operating quiescent current
IOUT = 0 mA, device operating in PFM mode
and device not switching
ISD
Shutdown current
EN = GND, current into AVIN and PVIN
VUVLO
2.7
Undervoltage lockout threshold
18
6
V
25
μA
μA
0.1
1
Falling
1.73
1.78
1.83
Rising
1.9
1.95
1.99
V
ENABLE, MODE
VIH
High level input voltage
2.7 V ≤ VIN ≤ 6 V
1
VIL
Low level input voltage
2.7 V ≤ VIN ≤ 6 V
0
IIN
Input bias current
Pin tied to GND or VIN
6
V
0.4
V
0.01
1
μA
120
180
95
150
VIN = 3.6 V (1)
90
130
VIN = 5 V (1)
75
100
2250
2700
POWER SWITCH
High-side MOSFET on-resistance
RDS(on)
Low-side MOSFET on-resistance
ILIMF
TSD
VIN = 3.6 V
VIN = 5 V
(1)
(1)
mΩ
mΩ
Forward current limit MOSFET
high-side and low-side
2.7V ≤ VIN ≤ 6 V
Thermal shutdown
Increasing junction temperature
150
°C
Thermal shutdown hysteresis
Decreasing junction temperature
10
°C
1800
mA
OSCILLATOR
fSW
2.7 V ≤ VIN ≤ 6 V
Oscillator frequency
2.6
3
3.4
MHz
OUTPUT
Vref
Reference voltage
600
VFB(PWM)
Feedback voltage PWM mode
VFB(PFM)
Feedback voltage PFM mode,
voltage positioning
PWM operation, MODE = VIN ,
2.7 V ≤ VIN ≤ 6 V, 0 mA load
–1.5%
device in PFM mode, voltage positioning active (2)
Line regulation
R(Discharge)
Internal discharge resistor
Activated with EN = GND, 2 V ≤ VIN≤ 6 V, 0.8 ≤
VOUT ≤ 3.6 V
tSTART
Start-up time
Time from active EN to reach 95% of VOUT
(1)
(2)
1.5%
1%
Load regulation
VFB
0%
mV
75
–0.5
%/A
0
%/V
200
1450
500
Ω
μs
Maximum value applies for TJ = 85°C
In PFM mode, the internal reference voltage is set to typ. 1.01 × Vref. See the parameter measurement information.
7.6 Dissipation Ratings (1) (2)
(1)
(2)
PACKAGE
RθJA
POWER RATING
TA = ≤ 25°C
DERATING FACTOR
ABOVE TA = 25°C
DSG
75°C/W
1300 mW
13 mW/°C
Maximum power dissipation is a function of TJ(max), θJA and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/ θJA.
This thermal data measured with high-K board (4 layers according to JESD51-7 JEDEC Standard).
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
5
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
7.7 Typical Characteristics
25
TA = 85°C
TA = 85°C
20
0.75
Iq - Quiesent Current - mA
ISHDN - Shutdown Current - mA
1
0.50
TA = 25°C
0.25
3
3.5
4
4.5
5
VI - Input Voltage - V
5.5
TA = -40°C
10
0
2.5
6
Figure 1. Shutdown Current vs Input Voltage and Ambient
Temperature
3
3.5
4
4.5
5
VI - Input Voltage - V
5.5
6
Figure 2. Quiescent Current vs Input Voltage
3.1
0.12
TA = 85°C
3.05
0.1
TJ = 85°C
TA = 25°C
TJ = 25°C
3
0.08
RDSON - W
fOSC - Oscillator Frequency - MHz
15
5
TA = -40°C
0
2.5
TA = 25°C
2.95
TA = -40°C
0.06
2.9
0.04
2.85
0.02
2.8
2.5
3
3.5
4
4.5
5
VI - Input Voltage - V
5.5
0
2.5
6
TJ = -40°C
Figure 3. Oscillator Frequency vs Input Voltage
3
3.5
4
4.5
5
VI - Input Voltage - V
5.5
6
Figure 4. RDSON Low-Side Switch
0.2
600
0.18
500
0.16
0.14
400
TJ = 25°C
0.12
RDischarge - W
RDSON - W
VO = 3.3 V
TJ = 85°C
TJ = -40°C
0.1
0.08
VO = 1.8 V
300
200
0.06
VO = 1.2 V
0.04
100
0.02
0
2.5
3
3.5
4
4.5
5
VI - Input Voltage - V
5.5
Figure 5. RDSON High-Side Switch
6
Submit Documentation Feedback
6
0
2.5
3
3.5
4
4.5
5
VI - Input Voltage - V
5.5
6
Figure 6. RDISCHARGE vs Input Voltage
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
8 Detailed Description
8.1 Overview
The TPS62060 step down converter operates with typically 3-MHz fixed frequency pulse width modulation
(PWM) at moderate to heavy load currents. At light load currents the converter can automatically enter power
save mode and operates then in pulse frequency modulation (PFM) mode.
During PWM operation the converter use a unique fast response voltage mode controller scheme with input
voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output
capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is
turned on. The current flows now from the input capacitor through the high-side MOSFET switch through the
inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips
and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the
current limit of the high-side MOSFET switch is exceeded. After a dead time preventing shoot through current,
the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current flows now from the
inductor to the output capacitor and to the load. It returns back to the inductor through the low-side MOSFET
rectifier.
The next cycle will be initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on
the high-side MOSFET switch.
8.2 Functional Block Diagram
AVIN
PVIN
Current
Limit Comparator
Undervoltage
Lockout 1.8V
Thermal
Shutdown
Limit
High Side
PFM Comparator
Reference
0.6V VREF
FB
VREF
Softstart
VOUT RAMP
CONTROL
Gate Driver
Anti
Shoot-Through
Control
Stage
Error Amp.
VREF
SW
Integrator
FB
Zero-Pole
AMP.
Internal
FB
Network*
MODE *
MODE/
PG
Sawtooth
Generator
PG
PWM
Comp.
Limit
Low Side
3MHz
Clock
Current
Limit Comparator
FB
VREF
RDischarge
PG Comparator*
AGND
EN
PGND
* Function depends on device option
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
7
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
8.3 Feature Description
8.3.1 Mode Selection
The MODE pin allows mode selection between forced PWM mode and power save mode.
Connecting this pin to GND enables the power save mode with automatic transition between PWM and PFM
mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light
load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode,
the efficiency is lower compared to the power save mode during light loads.
The condition of the MODE pin can be changed during operation and allows efficient power management by
adjusting the operation mode of the converter to the specific system requirements.
8.3.2 Enable
The device is enabled by setting EN pin to high. At first, the internal reference is activated and the internal
analog circuits are settled. Afterwards, the soft start is activated and the output voltage is ramped up. The output
voltages reaches 95% of its nominal value within tSTART of typically 500 µs after the device has been enabled.
The EN input can be used to control power sequencing in a system with various DC-DC converters. The EN pin
can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply
rails. With EN = GND, the device enters shutdown mode. In this mode, all circuits are disabled and the SW pin is
connected to PGND through an internal resistor to discharge the output.
8.3.3 Clock Dithering
To reduce the noise level of switch frequency harmonics in the higher RF bands, the TPS6206x family has a
built-in clock-dithering circuit. The oscillator frequency is slightly modulated with a sub clock causing a clock
dither of typically 6 ns.
8.3.4 Undervoltage Lockout
The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from
excessive discharge of the battery. It disables the output stage of the converter once the falling VIN trips the
undervoltage lockout threshold VUVLO. The undervoltage lockout threshold VUVLO for falling VIN is typically 1.78 V.
The device starts operation once the rising VIN trips undervoltage lockout threshold VUVLO again at typically 1.95
V.
8.3.5 Thermal Shutdown
As soon as the junction temperature, TJ, exceeds 150°C (typical) the device goes into thermal shutdown. In this
mode, the high-side and low-side MOSFETs are turned off. The device continues its operation when the junction
temperature falls below the thermal shutdown hysteresis.
8.4 Device Functional Modes
8.4.1 Soft Start
The TPS6206x has an internal soft start circuit that controls the ramp up of the output voltage. Once the
converter is enabled and the input voltage is above the undervoltage lockout threshold VUVLO the output voltage
ramps up from 5% to 95% of its nominal value within tRamp of typically 250 µs.
This limits the inrush current in the converter during start-up and prevents possible input voltage drops when a
battery or high impedance power source is used.
During soft start, the switch current limit is reduced to 1/3 of its nominal value ILIMF until the output voltage
reaches 1/3 of its nominal value. Once the output voltage trips this threshold, the device operates with its
nominal current limit ILIMF.
8
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
Device Functional Modes (continued)
8.4.2 Power Save Mode
In TPS6206x pulling the MODE pin low enables power save mode. If the load current decreases, the converter
enters power save mode operation automatically. During power save mode the converter skips switching and
operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The
converter positions the output voltage typically 1% above the nominal output voltage. This voltage positioning
feature minimizes voltage drops caused by a sudden load step.
The transition from PWM mode to PFM mode occurs once the inductor current in the low-side MOSFET switch
becomes zero, which indicates discontinuous conduction mode.
During the power save mode the output voltage is monitored with a PFM comparator. As the output voltage falls
below the PFM comparator threshold of VOUTnominal +1%, the device starts a PFM current pulse. For this the highside MOSFET switch will turn on and the inductor current ramps up. After the on-time expires the switch will be
turned off and the low-side MOSFET switch will be turned on until the inductor current becomes zero.
The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered
current the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold,
the device stops switching and enters a sleep mode with typically 18 µA current consumption.
In case the output voltage is still below the PFM comparator threshold, further PFM current pulses will be
generated until the PFM comparator threshold is reached. The converter starts switching again once the output
voltage drops below the PFM comparator threshold due to the load current.
The PFM mode is exited and PWM mode entered in case the output current can no longer be supported in PFM
mode.
8.4.3 Dynamic Voltage Positioning
This feature reduces the voltage undershoots and overshoots at load steps from light to heavy load and vice
versa. It is active in power save mode and regulates the output voltage 1% higher than the nominal value. This
provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.
Output voltage
Voltage Positioning
VOUT + 1%
PFM Comparator
threshold
Light load
PFM Mode
VOUT (PWM)
Moderate to heavy load
PWM Mode
Figure 7. Power Save Mode Operation with Automatic Mode Transition
8.4.4 100% Duty Cycle Low Dropout Operation
The device starts to enter 100% duty cycle mode as the input voltage comes close to the nominal output voltage.
To maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.
With further decreasing VIN the high-side MOSFET switch is turned on completely. In this case the converter
offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to
achieve longest operation time by taking full advantage of the whole battery voltage range.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
9
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
Device Functional Modes (continued)
The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be
calculated as:
VINmin = VOmax + IOmax × (RDS(on)max + RL)
where
•
•
•
•
IOmax = maximum output current
RDS(on)max = maximum P-channel switch RDS(on)
RL = DC resistance of the inductor
VOmax = nominal output voltage plus maximum output voltage tolerance
(1)
8.4.5 Internal Current Limit and Fold-Back Current Limit for Short Circuit Protection
During normal operation the high-side and low-side MOSFET switches are protected by its current limits ILIMF.
Once the high-side MOSFET switch reaches its current limit, it is turned off and the low-side MOSFET switch is
turned on. The high-side MOSFET switch can only turn on again, once the current in the low-side MOSFET
switch decreases below its current limit ILIMF. The device is capable to provide peak inductor currents up to its
internal current limit ILIMF..
As soon as the switch current limits are hit and the output voltage falls below 1/3 of the nominal output voltage
due to overload or short circuit condition, the foldback current limit is enabled. In this case the switch current limit
is reduced to 1/3 of the nominal value ILIMF.
Due to the short circuit protection is enabled during start-up, the device does not deliver more than 1/3 of its
nominal current limit ILIMF until the output voltage exceeds 1/3 of the nominal output voltage. This needs to be
considered when a load is connected to the output of the converter, which acts as a current sink.
8.4.6 Output Capacitor Discharge
With EN = GND, the devices enter shutdown mode and all internal circuits are disabled. The SW pin is
connected to PGND through an internal resistor to discharge the output capacitor.
10
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The TPS62060, TPS62061 and TPS62063 are highly efficient synchronous step down DC-DC converters
providing up to 1.6-A output current.
9.2 Typical Application
VIN = 2.7 V to 6 V
TPS62060
PVIN
SW
R1
360 kΩ
AVIN
EN
MODE
AGND
PGND
CIN
10 µF
VOUT = 1.8 V
up to 1.6 A
L
1.0 µH
FB
Cff
22 pF
COUT
10 µF
R2
180 kΩ
Figure 8. TPS62060 1.8-V Adjustable Output Voltage Configuration
9.2.1 Design Requirements
The device operates over an input voltage range from 2.7 V to 6 V. The output voltage is adjustable using an
external feedback divider.
9.2.2 Detailed Design Procedure
9.2.2.1 Output Voltage Setting
The output voltage can be calculated to:
æ
R ö
VOUT = VREF ´ ç 1 + 1 ÷
è R2 ø
(2)
with an internal reference voltage VREF typically 0.6 V.
To minimize the current through the feedback divider network, R2 should be within the range of 120 kΩ to 360
kΩ. The sum of R1 and R2 should not exceed ~1 MΩ, to keep the network robust against noise. An external feedforward capacitor Cff is required for optimum regulation performance. Lower resistor values can be used. R1 and
Cff places a zero in the loop. The right value for Cff can be calculated as:
1
fz =
= 25 kHz
2 ´ p ´ R1 ´ C ff
(3)
Therefore, the feed forward capacitor can be calculated to:
1
C ff =
2 ´ p ´ R1 ´ 25 kHz
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
(4)
Submit Documentation Feedback
11
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
Typical Application (continued)
9.2.2.2 Output Filter Design (Inductor and Output Capacitor)
The internal compensation network of TPS6206x is optimized for a LC output filter with a corner frequency of:
fc =
1
2 ´ p ´ (1μH ´ 10μF)
= 50kHz
(5)
The device operates with nominal inductors of 1 µH to 1.2 µH and with 10 µF to 22 µF small X5R and X7R
ceramic capacitors. Refer to the lists of inductors and capacitors. The device is optimized for a 1 µH inductor and
10 µF output capacitor.
9.2.2.2.1 Inductor Selection
The inductor value has a direct effect on the ripple current. The selected inductor must be rated for its DC
resistance and saturation current. The inductor ripple current (ΔIL) decreases with higher inductance and
increases with higher VIN or VOUT.
Equation 6 calculates the maximum inductor current in PWM mode under static load conditions. The saturation
current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 7.
This is recommended because during heavy load transient the inductor current rises above the calculated value.
Vout
1Vin
DI L = Vout ´
L´ƒ
(6)
IL max = Iout max +
DIL
2
where
•
•
•
•
•
f = Switching frequency (3 MHz typical)
L = Inductor value
ΔIL = Peak-to-peak inductor ripple current
ILmax = Maximum inductor current
Ioutmax = Maximum output current
(7)
A more conservative approach is to select the inductor current rating just for the switch current of the converter.
Accepting larger values of ripple current allows the use of lower inductance values, but results in higher output
voltage ripple, greater core losses, and lower output current capability.
The total losses of the coil have a strong impact on the efficiency of the DC-DC conversion and consist of both
the losses in the DC resistance R(DC) and the following frequency-dependent components:
• The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
• Additional losses in the conductor from the skin effect (current displacement at high frequencies)
• Magnetic field losses of the neighboring windings (proximity effect)
• Radiation losses
Table 1. List of Inductors
12
DIMENSIONS [mm3]
INDUCTANCE μH
3.2 × 2.5 × 1.2 max
1
MIPSAZ3225D
FDK
3.2 × 2.5 × 1 max
1
LQM32PN (MLCC)
Murata
3.7 × 4 × 1.8 max
1
LQH44 (wire wound)
Murata
4 × 4 × 2.6 max
1.2
NRG4026T (wire wound)
Taiyo Yuden
3.5 × 3.7 × 1.8 max
1.2
DE3518 (wire wound)
TOKO
Submit Documentation Feedback
INDUCTOR TYPE
SUPPLIER
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
9.2.2.2.2 Output Capacitor Selection
The advanced fast-response voltage mode control scheme of the TPS6206x allows the use of tiny ceramic
capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are
recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors,
aside from their wide variation in capacitance over temperature, become resistive at high frequencies and may
not be used. For most applications a nominal 10 µF or 22 µF capacitor is suitable. At small ceramic capacitors,
the DC-bias effect decreases the effective capacitance. Therefore a 22 µF capacitor can be used for output
voltages higher than 2 V, see list of capacitors.
In case additional ceramic capacitors in the supplied system are connected to the output of the DC-DC converter,
the output capacitor COUT must be decreased in order not to exceed the recommended effective capacitance
range. In this case a loop stability analysis must be performed as described later.
At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:
V
1 - out
Vin
1
IRMSCout = Vout ´
´
L´ƒ
2´ 3
(8)
9.2.2.2.3 Input Capacitor Selection
Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is
required for best input voltage filtering and minimizing the interference with other circuits caused by high input
voltage spikes. For most applications a 10 µF ceramic capacitor is recommended. The input capacitor can be
increased without any limit for better input voltage filtering.
Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the
power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on
the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop
instability or could even damage the part by exceeding the maximum ratings.
Table 2. List of Capacitors
CAPACITANCE
TYPE
SIZE [mm3]
SUPPLIER
10 μF
GRM188R60J106M
0603: 1.6 x 0.8 x 0.8
Murata
22 μF
GRM188R60G226M
0603: 1.6 x 0.8 x 0.8
Murata
22 µF
CL10A226MQ8NRNC
0603: 1.6 x 0.8 x 0.8
Samsung
10 µF
CL10A106MQ8NRNC
0603: 1.6 x 0.8 x 0.8
Samsung
9.2.2.3 Checking Loop Stability
The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals
• Switching node, SW
• Inductor current, IL
• Output ripple voltage, VOUT(AC)
These are the basic signals that must be measured when evaluating a switching converter. When the switching
waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation
loop may be unstable. This is often a result of board layout and/or wrong L-C output filter combinations. As a
next step in the evaluation of the regulation loop, the load transient response is tested. The time between the
application of the load transient and the turnon of the P-channel MOSFET, the output capacitor must supply all of
the current required by the load. VOUT immediately shifts by an amount equal to ΔI(LOAD) x ESR, where ESR is the
effective series resistance of COUT. ΔI(LOAD) begins to charge or discharge COUT generating a feedback error
signal used by the regulator to return VOUT to its steady-state value. The results are most easily interpreted when
the device operates in PWM mode at medium to high load currents.
During this recovery time, VOUT can be monitored for settling time, overshoot, or ringing; that helps evaluate
stability of the converter. Without any ringing, the loop has usually more than 45° of phase margin.
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
13
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
9.2.3 Application Curves
100
100
95
95
VIN = 5 V
90
90
VIN = 5 V
VIN = 4.2 V
80
85
Efficiency - %
Efficiency - %
85
VIN = 3 V
VIN = 3.3 V
VIN = 3.6 V
75
70
65
55
50
0
0.2
100
70
0.4
0.6
0.8
1
1.2
IL - Load Current - A
1.4
55
50
0
1.6
0.2
0.4
0.6
0.8
1
1.2
IL - Load Current - A
1.4
1.6
Figure 10. Efficiency vs Load Current
VOUT = 1.8 V, Auto PFM/PWM Mode,
Linear Scale
100
VIN = 3.7 V
Auto PFM/PWM Mode
90
90
VIN = 4.2 V
80
VIN = 5 V
85
VIN = 3.3 V
VIN = 3.6 V
VIN = 4.2 V
VIN = 5 V
70
Efficiency - %
Efficiency - %
L = 1.2 mH (NRG4026T 1R2),
COUT = 10 mF (0603 size),
VOUT = 1.8 V,
Mode: Auto PFM/PWM
60
95
80
75
70
Forced PWM Mode
VIN = 3.3 V
VIN = 3.6 V
VIN = 4.2 V
VIN = 5 V
60
50
40
30
65
L = 1.2 mH (NRG4026T 1R2),
COUT = 22 mF (0603 size),
VOUT = 3.3 V,
Mode: Auto PFM/PWM
60
55
0
0.2
0.4
0.6
0.8
1
1.2
IL - Load Current - A
1.4
20
0
0.001
1.6
1.872
1.872
1.854 Voltage Positioning PFM Mode
1.854
VO - Output Voltage DC - V
1.890
1.836
1.818
VIN = 3.6 V
VIN = 4.2 V
1.782
1.764
PWM Mode
VIN = 3.3 V
VIN = 5 V
L = 1 mH,
COUT = 10 mF,
VOUT = 1.8 V,
Mode: Auto PFM/PWM
1.746
1.728
1.710
0.001
0.01
0.1
IL - Load Current - A
1
0.1
IL - Load Current - A
1
10
L = 1 mH,
COUT = 10 mF,
VOUT = 1.8 V,
Mode: Forced PWM
1.836
1.818
1.800
VIN = 3.3 V
1.782
VIN = 3.6 V
VIN = 4.2 V
1.764
VIN = 5 V
1.746
1.728
10
Figure 13. Output Voltage Accuracy vs Load Current
Auto PFM/PWM Mode
Submit Documentation Feedback
0.01
Figure 12. Efficiency vs Load Current
Auto PFM/PWM Mode vs. Forced PWM Mode,
Logarithmic Scale
1.890
1.800
L = 1.2 mH (NRG4026T 1R2),
COUT = 10 mF (0603 size),
VOUT = 1.8 V
10
Figure 11. Efficiency vs Load Current
VOUT = 3.3 V, Auto PFM/PWM Mode,
Linear Scale
VO - Output Voltage DC - V
VIN = 3.6 V
75
Figure 9. Efficiency vs Load Current
VOUT = 1.2 V, Auto PFM/PWM Mode,
Linear Scale
14
VIN = 3.3 V
65
L = 1.2 mH (NRG4026T 1R2),
COUT = 10 mF (0603 size),
VOUT = 1.2 V,
Mode: Auto PFM/PWM
60
50
VIN = 3 V
80
VIN = 4.2 V
1.710
0.001
0.01
0.1
IL - Load Current - A
1
10
Figure 14. Output Voltage Accuracy vs Load Current
Forced PWM Mode
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
VIN = 3.6 V
VOUT = 1.8 V
IOUT = 20 mA
VOUT 50mV/Div
VOUT 50mV/Div
MODE = GND
L = 1.2 mH
COUT = 10 mF
SW 2V/Div
SW 2V/Div
ICOIL 500mA/Div
MODE = GND
VIN = 3.6 V
L = 1.2 mH
VOUT = 1.8 V
IOUT = 500 mA COUT = 10 mF
ICOIL 200mA/Div
Time Base - 4ms/Div
Time Base - 100ns/Div
Figure 15. Typical Operation (PWM Mode)
Figure 16. Typical Operation (PFM Mode)
VOUT100 mV/Div
VOUT100 mV/Div
SW 2V/Div
SW 2V/Div
ICOIL1A/Div
ICOIL1A/Div
VIN = 3.6 V,
VOUT = 1.2 V,
IOUT = 0.2 A to 1 A
MODE = VIN
ILOAD500 mA/Div
VIN = 3.6 V,
VOUT = 1.2 V,
IOUT = 20 mA to 250 mA
ILOAD500 mA/Div
Time Base - 10 µs/Div
Time Base - 10 µs/Div
Figure 17. Load Transient Response
PWM Mode 0.2 A to 1 A
Figure 18. Load Transient
PFM Mode 20 mA to 250 mA
VIN = 3.6 V to 4.2 V,
VOUT = 1.8 V,
IOUT = 500 mA
L = 1.2 mH,
200 mV/Div
500 mV/Div
2A/Div
VIN = 3.6 V,
VOUT = 1.8 V,
1A/Div
50 mV/Div
L = 1.2 mH
COUT = 10 mF
IOUT 200 mA to 1500 mA
Time Base - 100ms/Div
Figure 19. Load Transient Response
200 mA to 1500 mA
Time Base - 100 ms/Div
Figure 20. Line Transient Response PWM Mode
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
15
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
2 V/Div
500 mV/Div
1 V/Div
2 A/Div
500 mA/Div
VIN = 3.6 V to 4.2 V,
VOUT = 1.8 V,
IOUT = 50 mA,
50 mV/Div
L = 1.2 mH,
COUT = 10 mF
VIN = 3.6 V, L = 1.2 mH,
VOUT = 1.8 V, COUT = 10 mF
Load = 2R2
500 mA/Div
Time Base - 100 ms/Div
Time Base - 100 ms/Div
Figure 21. Line Transient PFM Mode
Figure 22. Start-Up into Load – VOUT 1.8 V
EN
1 V/Div
VIN = 3.6 V,
VOUT = 1.8 V,
COUT = 10 mF,
No Load
SW
2 V/Div
VOUT
1 V/Div
Time Base - 2ms/Div
Figure 23. Output Discharge
16
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
TPS62060, TPS62061, TPS62063
www.ti.com
SLVSA95B – MARCH 2010 – REVISED JULY 2015
10 Power Supply Recommendations
The power supply to the TPS6206x must have a current rating according to the supply voltage, output voltage,
and output current of the TPS6206x.
11 Layout
11.1 Layout Guidelines
As for all switching power supplies, the layout is an important step in the design. Proper function of the device
demands careful attention to PCB layout. Take care in board layout to get the specified performance. If the
layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as
EMI and thermal problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide
and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC
pins as well as the inductor and output capacitor.
Connect the AGND and PGND pins of the device to the PowerPAD™ land of the PCB and use this pad as a star
point. Use a common power PGND node and a different node for the signal AGND to minimize the effects of
ground noise. The FB divider network should be connected right to the output capacitor and the FB line must be
routed away from noisy components and traces (for example, SW line).
Due to the small package of this converter and the overall small solution size the thermal performance of the
PCB layout is important. To get a good thermal performance a four or more Layer PCB design is recommended.
The PowerPAD™ of the IC must be soldered on the power pad area on the PCB to get a proper thermal
connection. For good thermal performance the PowerPAD™ on the PCB needs to be connected to an inner GND
plane with sufficient via connections. Refer to the documentation of the evaluation kit.
11.2 Layout Example
Mode
Enable
5.08 mm
VIN
GND
CIN
COUT
VOUT
7.19 mm
2.54 mm
R2
R1
CFF
GND
L
3.81 mm
Figure 24. PCB Layout
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
Submit Documentation Feedback
17
TPS62060, TPS62061, TPS62063
SLVSA95B – MARCH 2010 – REVISED JULY 2015
www.ti.com
12 Device and Documentation Support
12.1 Device Support
12.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
12.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 3. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS62060
Click here
Click here
Click here
Click here
Click here
TPS62061
Click here
Click here
Click here
Click here
Click here
TPS62063
Click here
Click here
Click here
Click here
Click here
12.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
18
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: TPS62060 TPS62061 TPS62063
PACKAGE OPTION ADDENDUM
www.ti.com
29-Apr-2022
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS62060DSGR
ACTIVE
WSON
DSG
8
3000
RoHS & Green NIPDAU | NIPDAUAG
Level-2-260C-1 YEAR
-40 to 85
CGY
TPS62060DSGT
ACTIVE
WSON
DSG
8
250
RoHS & Green NIPDAU | NIPDAUAG
Level-2-260C-1 YEAR
-40 to 85
CGY
TPS62061DSGR
ACTIVE
WSON
DSG
8
3000
RoHS & Green NIPDAU | NIPDAUAG
Level-2-260C-1 YEAR
-40 to 85
CGX
TPS62061DSGT
ACTIVE
WSON
DSG
8
250
RoHS & Green NIPDAU | NIPDAUAG
Level-2-260C-1 YEAR
-40 to 85
CGX
TPS62063DSGR
ACTIVE
WSON
DSG
8
3000
RoHS & Green NIPDAU | NIPDAUAG
Level-2-260C-1 YEAR
-40 to 85
QXD
TPS62063DSGT
ACTIVE
WSON
DSG
8
250
RoHS & Green NIPDAU | NIPDAUAG
Level-2-260C-1 YEAR
-40 to 85
QXD
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
