Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TPS65400-Q1
SLVSCQ2 – JULY 2015
TPS65400-Q1 4.5- to 18-V Input Flexible Power Management Unit With PMBus/I2C Interface
1 Features
•
•
1
•
•
•
•
•
•
•
•
Qualified for Automotive Applications
AEC-Q100 Qualified With the Following Results:
– Device Temperature Grade 1: –40°C to 125°C
Ambient Operating Temperature Range
– Device HBM ESD Classification Level H2
– Device CDM ESD Classification Level C4B
Efficiency up to 95% for Each Switching Regulator
Switching Regulator Specifications:
– Input Voltage Range: 4.5 to 18 V
– Vout Range: 0.6 V-90%Vin
– SW1, SW2 Iout: 4-A Max
– SW3, SW4 Iout: 2-A Max
Pre-Bias Startup Algorithm Minimizes Voltage Dip
During Startup
Internal Undervoltage Lockout (UVLO),
Overcurrent Protection (OCP), Overvoltage
Protection (OVP), and Overtemperature Protection
(OTP)
Thermally-Enhanced 7-mm × 7-mm 48-Pin, 0.5mm Pitch VQFN Package
Pin Accessible Features:
– Adjustable VOUT With External Feedback
Resistors
– Sequencing Control Through Precision Enable
Pins for Each Switcher
– Resistor Adjustable PWM Switching Frequency
from 275 kHz to 2.2 MHz
– Clock Sync Input and Clock Output
– Soft-Start Delay Through External Capacitor
– Current Sharing Between SW1 and SW2 and
Between SW3 and SW4 Allows Support of
Higher Current Needs if Required
PMBus Runtime Control and Status
– Runtime Voltage Positioning Through
Adjustment of VREF
– Enable and Disable of Each Switcher
– Fault and Status Monitoring
User-Configurable PMBus / I2C Options, Saved in
EEPROM
– Power Supply Turn-On and Turn-Off
Sequencing
– Sequencing can be Based on Fixed Time
Delays or PGOOD Dependence
– Initial Voltage Positioning Through VREF
Configuration
– PWM Frequency Adjustment for Each Switcher
– Individual PWM Phase Alignment for Each
Switcher to Minimize Ripple and Capacitor
Size
– Adjustable Current Limit on Each Regulator
Enables Size and Cost Optimization of
Inductors
– Soft-Start Time
2 Applications
•
•
•
•
•
•
Qualified for Automotive Applications
Small Cellular Base Stations (BTS) (for Example:
Picocells and Microcells); Macro BTS (Using
Multiple PMUs)
Power over Ethernet (PoE) Powered
Communications Infrastructure Equipment
Powering DSP and MCUs
Industrial and Factory Automation
Systems Requiring Small Form Factor, HighEfficiency, High-Ambient Operating Temperature,
and Flexible Power Management
3 Description
The TPS65400-Q1 is an integrated PMU optimized
for applications requiring small form factor and high
power conversion efficiency, enabling small spaceconstrained equipment with high ambient operating
temperature without cooling. It provides high-power
efficiency at a system level by enabling a single stage
conversion from an intermediate distribution bus with
an optimized combination of regulators.
Device Information(1)
PART NUMBER
TPS65400-Q1
PACKAGE
VQFN (48)
BODY SIZE (NOM)
7.00 mm × 7.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
Vin: 4.5 to 18 V
4A
4A
BUCK1
BUCK4
BUCK2
BUCK3
2A
2A
PMBus/I2C
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Description (continued).........................................
Pin Configuration and Functions .........................
Specifications.........................................................
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
8
8.2
8.3
8.4
8.5
1
1
1
2
3
3
5
9
Functional Block Diagrams .....................................
Feature Description.................................................
Device Functional Modes........................................
Register Maps .........................................................
12
13
27
29
Application and Implementation ........................ 54
9.1 Application Information............................................ 54
9.2 Typical Applications ................................................ 55
10 Power Supply Recommendations ..................... 66
11 Layout................................................................... 66
Absolute Maximum Ratings ...................................... 5
ESD Ratings.............................................................. 5
Recommended Operating Conditions....................... 5
Thermal Information .................................................. 6
Electrical Characteristics........................................... 7
System Characteristics ............................................. 9
Operational Parameters ............................................ 9
Package Dissipation Ratings .................................... 9
Typical Characteristics: System Efficiency ............. 10
11.1 Layout Guidelines ................................................. 66
11.2 Layout Example .................................................... 67
12 Device and Documentation Support ................. 68
12.1
12.2
12.3
12.4
12.5
Detailed Description ............................................ 11
Documentation Support ........................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
68
68
68
68
68
13 Mechanical, Packaging, and Orderable
Information ........................................................... 68
8.1 Overview ................................................................. 11
4 Revision History
2
DATE
REVISION
NOTES
July 2015
*
Initial release.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
5 Description (continued)
TPS65400-Q1 implements a PMBus-I2C-compatible digital interface. It helps Core Chip optimize system
performance by runtime changing regulated voltage, power sequence, phase interleaving, operating frequency,
read back operating status, and so forth.
The TPS65400-Q1 consists of four high-current buck switching regulators (SW1, SW2, SW3, and SW4) with
integrated FETs. The switching power supplies are intended for powering high-current digital circuits such as the
processor, FPGA, ASIC, memory, and digital I/Os. SW1 and SW2 support 4 A each, and SW3 and SW4 support
2 A each. Each regulator’s switching frequency is independently adjustable up to 2.2 MHz.
Current limit programmability on each switcher enables optimization of inductor ratings for a particular application
configuration not requiring the maximum current capability.
The TPS65400-Q1 can be powered from a single-input voltage rail between 4.5 and 18 V, making it suitable for
applications running off a 5- or 12-V intermediate power distribution bus.
Sequencing requirements can be met using the individual enable terminals or by programming the sequence
through the I2C bus into the onboard EEPROM. Output voltages can be set through external resistor networks
and VREF can be programmed from 0.6 to 1.87 V in 10-mV steps. All control and status info can be accessed
through a PMBus-compatible I2C bus.
The TPS65400-Q1 provides a high level of flexibility for monitoring and control through the I2C bus while
providing the option of programmability through the use of external components and voltage levels for systems
not using I2C.
6 Pin Configuration and Functions
CB1
1
SW1
2
SW1
3
SW1
VFB1
COMP1
SS1/PG1
CLK_OUT
SCL
SDA
I2CALERT
RCLOCK_SYNC
RST_N
I2CADDR
SS4/PG4
47
46
45
44
43
42
41
40
39
38
37
ENSW1/ENSEQ
48
RGZ Package
48-Pin VQFN
Top View
36
COMP4
35
VFB4
34
ENSW4
4
33
CB4
PVIN1
5
32
SW4
PGND(thermal pad)
A.
23
24
SS3/PG3
COMP3
CE
25
22
12
21
CB2
VIN
VFB3
AGND
26
20
11
VDDD
SW2
19
ENSW3
VDDA
CB3
27
18
28
10
17
9
SW2
VDDG
SW2
PGOOD
SW3
16
29
SS2/PG2
8
15
PGND2
14
PVIN3
VFB2
PVIN4
30
COMP2
31
7
13
6
ENSW2
PVIN2
PGND1
Thermal pad must be soldered to PCB as SW3 and SW4 power ground
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
3
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Pin Functions
PIN
NAME
CB1
DESCRIPTION
NO.
1
Bootstrap pin for high-side MOSFET gate drive for SW1
2
SW1
3
Switch pin for SW1
4
PVIN1
5
Power input for buck switching regulator SW1
PVIN2
6
Power input for SW2
PGND1
7
Power ground for buck converters
PGND2
8
Power ground for buck converters
9
SW2
10
Switch pin for SW2
11
CB2
12
Bootstrap pin for SW2 high-side MOSFET gate drive
ENSW2
13
Enable input pin for SW2. Active high. 2-µA internal pullup current is inside.
VFB2
14
Feedback input pin for SW2
COMP2
15
Compensation pin for external compensation network for SW2. Pulling this line high to VDDD configures the
SW1 controller to control both SW1 and SW2.
SS2/PG2
16
Soft-start for SW2 (default). A capacitor is used to set the startup time. This pin can also be reconfigured
through I2C to display the PGOOD2 signal instead.
PGOOD
17
Default PGOOD signal is for all switchers. It can be changed according to (D2h) PIN_CONFIG_00. If all
switchers are disabled, PGOOD is low.
VDDG
18
Supply for gate drives. Bypass locally to PGND.
VDDA
19
Output of internal regulator for analog controls.
VDDD
20
3.3-V output of internal regulator digital controls
AGND
21
Ground connection for analog controls
VIN
22
Analog VIN. Power input pin for VDDD, VDDA, and VGATE subregulator power
CE
23
Chip enables. Internal pull-up current will default to high if the pin is left floating. Connect to an open-drain output
to pull low to disable. Driving with a push-pull output is not recommended. When low, internal regulators are
shutdown to minimize power, and functionsa are disabled. Configuration is reloaded from EEPROM as part of
the power-up sequence when CE goes high.
SS3/PG3
24
Soft-start for SW3 (default). A capacitor is used to set the startup time. This pin can also be reconfigured
through I2C to display the PGOOD3 signal instead.
COMP3
25
Compensation pin for external compensation network for SW3
VFB3
26
Feedback input pin for SW3
ENSW3
27
Enable input pin for SW3. Active high. 2-µA internal pullup current is inside.
CB3
28
Bootstrap pin for SW3 high-side MOSFET gate drive
SW3
29
Switch pin for SW3. Max rated output current is 2 A.
PVIN3
30
Power input for buck switching regulator SW3
PVIN4
31
Power input for SW4
SW4
32
Switch pin for SW4. Max rated output current is 2 A.
CB4
33
Bootstrap pin for SW4 high-side MOSFET gate drive
ENSW4
34
Enable input pin for SW4. Active high. 2-µA internal pullup current is inside.
VFB4
35
Feedback input pin for SW4
COMP4
36
Compensation pin for external compensation network for SW4. Pulling this line high to VDDD configures the
SW3 controller to control both SW3 and SW4.
SS4/PG4
37
Soft-start for SW4 (default). A capacitor is used to set the startup time. This pin can also be reconfigured
through I2C to display the PGOOD4 signal instead
I2CADDR
38
Select I2C address with resistor to AGND
RST_N
39
Reset of digital logic. When low, all switchers are disabled. Configuration is reloaded from EEPROM when
RESET_N is deasserted.
RCLOCK_SYNC
40
Resistor for setting master clock frequency from 275 kHz to 2.2 MHz or for clock sync
4
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Pin Functions (continued)
PIN
NAME
DESCRIPTION
NO.
I2CALERT
41
Open-drain output that is pulled low for 200 µs when a timeout condition is detected by the I2C watchdog on
either SDA or SCL.
SDA
42
Data input/output pin for I2C bus
SCL
43
Clock input pin for I2C bus
CLK_OUT
44
Clock output signal. Open-collector output, requires pull up.
SS1/PG1
45
Soft-start for SW1 (default). A capacitor is used to set the startup time. This pin can also be reconfigured
through I2C to display the PGOOD1 signal instead.
COMP1
46
Compensation pin for external compensation network for SW1
VFB1
47
Feedback input pin for SW1
ENSW1/ENSEQ
48
Enable input pin for SW1. Active high. 2-µA internal pullup current is inside.
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature (unless otherwise noted)
Input
voltage
TJ(max)
Tstg
(1)
(1)
MIN
MAX
PVIN1, PVIN2, PVIN3, PVIN4, VIN
–0.3
20
CB1, CB2, CB3, CB4 referenced to SWx
–0.3
7.5
ENSW1, ENSW2, ENSW3, ENSW4, SCL, SDA, CLK_OUT, VFB1, VFB2, VFB3, VFB4,
RST_N, SCL, SDA, I2CALERT, CLK_OUT, I2CADDR, RCLOCK_SYNC
–0.3
VDDD or 3.6
–1
20
VDDA, VDDG
–0.3
7.5
PGOOD, SS1/PG1, SS2/PG2, SS3/PG3, SS4/PG4, COMP1, COMP2, COMP3, COMP4,
CE
–0.3
VDDA or 7.5
VDDD
–0.3
SW1, SW2, SW3, SW4
UNIT
V
3.6
Junction temperature
150
°C
Maximum lead temperature (soldering, 10 s)
260
°C
150
°C
Storage temperature
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7.2 ESD Ratings
VALUE
Human-body model (HBM), per AEC Q100-002 (1)
V(ESD)
(1)
Electrostatic
discharge
Charged-device model (CDM), per
AEC Q100-011
UNIT
±2000
All pins
±500
Corner pins (1, 12, 13, 24, 25, 36, 37, and 48)
±750
V
AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
4.5
18
V
0
4
A
0
2
A
0.6
1.87
V
125
°C
VIN1, VIN2, VIN3, VIN4
Input voltage range
IOUT1, IOUT2
Load current
IOUT3, IOUT4
Load current
VFB1, VFB2, VFB3, VFB4
Voltage feedback
TJ
Junction temperature range
–40
UNIT
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
5
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
7.4 Thermal Information
TPS65400-Q1
THERMAL METRIC (1)
RGZ (VQFN)
UNIT
48 PINS
RθJA
Junction-to-ambient thermal resistance
29.8
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
14.9
°C/W
RθJB
Junction-to-board thermal resistance
6.3
°C/W
ψJT
Junction-to-top characterization parameter
0.2
°C/W
ψJB
Junction-to-board characterization parameter
6.3
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
0.8
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
7.5 Electrical Characteristics
VIN = 12 V, FSW = 500 kHz, TJ = –40°C to 125°C, typical values are at TJ = 25°C, unless otherwise noted
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SWITCHER 1 AND SWITCHER 2
Ilimit1, Ilimit2
SW1, SW2 high-side current limit
adjustment range
Ilimit-accuracy
Accuracy to nominal current limit value
Rdson HS
SW1, SW2 HS Rds(on)
66
mΩ
Rdson LS
SW1, SW2 LS Rds(on)
42
mΩ
Ilimit = 4 A, 5 A, 6 A
2
6
–25%
25%
A
SWITCHER 3 AND SWITCHER 4
Ilimit3, Ilimit4
SW3 and SW4 current limit
Ilimit
Accuracy to nominal current limit value
accuracy
Rdson HS
SW3 and SW4 HS Rds(on)
Rdson LS
SW3/4 LS Rds(on)
Ilimit = 1 A, 2 A, 3 A
0.5
3
–25%
25%
A
120
mΩ
90
mΩ
FEEDBACK AND ERROR AMPLIFIERS FOR SW1 – SW4
VFB
Accuracy
VREF = 1 V
VREFn
Error amplifier reference voltage
Default value
–1%
1%
800
2
mV
VREF_STEP
I C programmable VREF step size
Gm
Error amplifier transconductance
10
Isink
Sink
12
µA
Isource
Source
12
µA
95
133
mV
165
µS
PWM SWITCHING CHARACTERISTICS
Phase_err12 (1) Phase error between SW1 and SW2
Fsw = 1.1 MHz
5⁰
Phase_err34 (1) Phase error between SW3 and SW4
Fsw = 1.1 MHz
5⁰
Fsw
Resistor-configurable PWM switching
configuration
Fsw-accuracy
PWM switching frequency accuracy
Vrclock_sync
Voltage reference for RCLOCK_SYNC
0.8
tON_min
Lower duty cycle limit
80
tOFF_min
Minimum off-time limit (constrains the
maximum achievable duty cycle)
ROSC = 165 kΩ
(Fsw = 1.1 MHz)
275
2200
–10%
10%
kHz
V
150
150
ns
ns
CLOCK SYNC
V_HSYNC
High signal threshold
2.6
V_LSYNC
Low signal threshold
ICLKOUT
Max current sink/source for CLK_OUT
tmin_SYNC
Minimum detectable time for sync pulse
FSYNC
Frequency synchronization range
TSYNC_DELAY
Delay between input pulse to
RCLOCK_SYNC and rising edge of
CLK_OUT and PWM output
V
1
2
275
V
mA
150
ns
2200
kHz
20
ns
20
ms
TIMING CHARACTERISTICS
trestart
Delay for restart during repeated OCP
condition
INTERNAL REGULATORS AND UVLO
Vin > 6.6 V
VDDA
Internal subregulator output
VDDD
Output of internal subregulator
VDDG
Output of Internal regulator for gate
drivers
(1)
4.5 V < Vin 6.6 V
6.1
Vin – 0.1
3.2
Vin > 6.6 V
4.5 V < Vin 6.6 V
6.1
Vin – 0.1
V
V
V
Specified by design.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
7
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Electrical Characteristics (continued)
VIN = 12 V, FSW = 500 kHz, TJ = –40°C to 125°C, typical values are at TJ = 25°C, unless otherwise noted
PARAMETER
TEST CONDITIONS
IVIN
Quiescent non-switching, no load
current
CE high, VFB >> VREF, (no
switching)
ISD
Quiescent shutdown current
CE low
VIN_UVLO
Input voltage UVLO
Rising
VIN_UVLO
Input voltage UVLO
Falling
MIN
TYP
MAX
8
3.4
UNIT
mA
12
27
µA
4.25
4.48
V
3.75
V
500
Ω
PGOOD, ENSWx, RST_N, SSx, PG
R_LPGOOD
Resistance of PGOOD outputs when
low
V_OLPGOOD
Logic output low voltage
ISS
Soft-start current
VEN_H
I_OL = 100 µA
0.1
V
4.1
5.6
7.3
µA
Enable logic high threshold (for ENSW1,
VEN rising
ENSW2, ENSW3, ENSW4)
1.12
1.20
1.28
V
VEN_L
Enable logic low threshold (for ENSW1,
ENSW2, ENSW3, ENSW4)
0.97
1.07
V
VEN_HYS
Enable hysteresis (for ENSW1, ENSW2,
ENSW3, ENSW4)
130
mV
IEN
ENSWx pin pullup current
VEN = 0
2
µA
ICE
CE pin pullup current
VCE = 0
2
µA
VIH_CE
Logic input high for CE
VIL_CE
Logic input low CE
VIH_RSTN
Logic input high RST_N
VIL_RSTN
Logic input low RST_N
VEN falling
1.3
V
0.4
1.3
V
V
0.4
V
0.8
V
I2C MODULE (SDA, SCL, I2CALERT, I2CADDR)
V_ILI2C
Logic input low SCL, SDA
V_IHI2C
Logic input high for SCL, SDA
R_LI2C
ON resistance of I2C pins
(SDA,SCL,I2CALERT) to GND
I2CALERT = 1
V_OLI2C
Logic output low voltage for
SCL,SDA,I2CALERT pins
I_OL = 350 µA
ILEAK
Input leakage current
SDA, SCL = 3.3 V
II2CADDR
Source current of I2CADDR pin
VDDD = 3.3 V, VIN > 4.5 V
tTIMEOUT
Timeout detection on SDA or SCL low
tTIMEOUT_PULSE
Duration of timeout pulse on I2CALERT
Thermal shutdown threshold
160
⁰C
Thermal shutdown hysteresis
20
⁰C
2.1
V
Ω
85
0.1
V
1
µA
20
uA
30
ms
200
µs
FAULTS
TTSD (2)
TTSD_restart
(2)
VFB_OVP
tOVPSDOWN
VFB
UVP
tUVPSDOWN
(2)
8
OVP threshold rising (fault latched,
PGOOD asserted)
0.6V < VREF < 1.87 V
111
% of
VREF
OVP threshold falling (fault cleared,
PGOOD deasserted)
0.6 V < VREF < 1.87 V
104
% of
VREF
Time after OVP before protection
activation and PGOOD fall
55
95
µs
Undervoltage threshold (PGOOD
deasserted)
0.6 V < VREF < 1.87 V
92
% of
VREF
Undervoltage Threshold (PGOOD
asserted)
0.6 V < VREF < 1.87 V
83
% of
VREF
Time after UVP before PGOOD fall
55
95
µs
Specified by lab validation.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
7.6 System Characteristics
The following specification table entries are specified by the design (component values provided in the typical application
circuit are used). These parameters are not specified by production testing. Minimum and Max values apply over the full
operating ambient temperature range (–40°C ≤ TJ ≤ 125°C), over the VIN range = 5 to 12 V, and IOUT range unless otherwise
specified. L = 3.3 µH, DCR = 10.4 mΩ, VOUT = 1.2 V, 1% FB resistor.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VLINEREG
Line regulation
0.1
%/V
VLOADREG
Load regulation
0.1
%/A
tr
VOUT step duration (tr)
For 50-mV step
30
µs
ts
VOUT step settling time (ts)
For 50-mV step
30
µs
VOVUV
VOUT step overshoot/undershoot
For 50-mV step
6
mV
Efficiency (SW1 and SW2)
Efficiency (SW3 and SW4)
Vin = 5 V, Vo = 1.2 V, Iout = 4 A,
ƒsw = 500 kHz
77%
Vin = 12 V, Vo = 1.2 V Iout = 4 A,
ƒsw = 500 kHz
76%
Vin = 5 V, Vo = 1.2 V, Iout = 2 A,
ƒsw= 500 kHz
77%
Vin = 12 V, Vo = 1.2 V Iout = 2 A,
ƒsw = 500 kHz
74%
20%
IOUTmatch
Average ( (1)) current sharing
accuracy (SW1 and SW2, SW3 and
SW4)
Iload = IOUTmax
IPKmatch
Peak current ( (2)) sharing accuracy
(SW1 and SW2, SW3 and SW4)
Iload = IOUTmax
tacc
Timing accuracy for delays and
restarts
treset_delay
Time after RSTn or CE is released
for power sequence to begin
Default value
treset_delay_max
Minimum delay after reset is
released for power sequence to
begin
treset_delay set to 0 ms
0
(1)
(2)
20%
–10%
10%
1
ms
1.1
ms
Average current sharing accuracy is highly dependent on the matching of the inductor and capacitor.
Peak current sharing accuracy refers to the max inductor current in each phase.
7.7 Operational Parameters
Values recommended that ensure proper system behavior
PARAMETER
MIN
TYP
MAX
UNIT
CA
Stabilization capacitor to be connected to VDDA
4.7
µF
CD
Stabilization capacitor to be connected to VDDD
3.3
µF
CG
Stabilization capacitor to be connected to VDDG
10
µF
Vin1, Vin2, Vin3, Vin4
SW1 to SW4 input voltage
4.5
18
V
Vout1, Vout2, Vout3, Vout4
SW1 to SW4 output voltage
0.6
90% of Vin
V
7.8 Package Dissipation Ratings (1)
(1)
PACKAGE
RθJA (°C/W)
TA = 25°C
TA = 55°C
TA = 85°C
RGZ
29.8
4.5 W
3.14 W
1.77 W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
9
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
100%
100%
90%
90%
80%
80%
70%
70%
60%
60%
Efficiency
Efficiency
7.9 Typical Characteristics: System Efficiency
50%
40%
VIN = 12 V; VOUT = 1V8
VIN = 12 V; VOUT = 1V5
VIN = 12 V; VOUT = 1V2
VIN = 12 V; VOUT = 1V
20%
10%
VIN = 5 V; VOUT = 1V8
VIN = 5 V; VOUT = 1V5
VIN = 5 V; VOUT = 1V2
VIN = 5 V; VOUT = 1V
20%
10%
0
0
0
0.5
1
1.5
2
2.5
3
3.5
IOUT
0
4
0.5
1
1.5
D001
With 500 kHz and XAL6060-472 4.7-µH, 13.2-mΩ inductor
90%
90%
80%
80%
70%
70%
60%
60%
Efficiency
100%
40%
30%
2.5
3
3.5
4
D002
Figure 2. Buck1 and Buck2 Power Efficiency, VIN = 5 V
100%
50%
2
IOUT
With 500 kHz and XAL6060-472 4.7-µH, 13.2-mΩ inductor
Figure 1. Buck1 and Buck2 Power Efficiency, VIN = 12 V
Efficiency
40%
30%
30%
50%
40%
30%
VIN = 12 V; VOUT = 1V8
VIN = 12 V; VOUT = 1V5
VIN = 12 V; VOUT = 1V2
VIN = 12 V; VOUT = 1V
20%
10%
VIN = 5 V; VOUT = 1V8
VIN = 5 V; VOUT = 1V5
VIN = 5 V; VOUT = 1V2
VIN = 5 V; VOUT = 1V
20%
10%
0
0
0
0.25
0.5
0.75
1
1.25
1.5
1.75
IOUT
2
0
0.25
D004
With 500 kHz FSW and 4.7-µH, 34-mΩ inductor
Figure 3. Buck3 and Buck4 Power Efficiency, VIN = 12 V
10
50%
0.5
0.75
1
IOUT
1.25
1.5
1.75
2
D001
With 500 kHz FSW and 4.7-µH, 34-mΩ inductor
Figure 4. Buck3 and Buck4 Power Efficiency, VIN = 5 V
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
8 Detailed Description
8.1 Overview
The TPS65400-Q1 is an integrated PMU optimized for applications that require small form factor and high-power
conversion efficiency enabling small space-constrained equipment with high-ambient operating temperature
without cooling. It provides high-power efficiency at a system level by enabling a single-stage conversion from an
intermediate distribution bus with an optimized combination of regulators.
The TPS65400-Q1 consists of four high-current buck-switching regulators (SW1, SW2, SW3, and SW4) with
integrated FETs. The switching power supplies are intended for powering high-current digital circuits such as the
processor, FPGA, ASIC, memory, and digital I/Os. SW1 and SW2 support 4 A each, and SW3 and SW4 support
2 A each. Each regulator’s switching frequency is independently adjustable up to 2.2 MHz.
Current limit programmability on each switcher enables optimization of inductor ratings for a particular application
configuration not requiring the maximum current capability.
The TPS65400-Q1 can be powered from a single-input voltage rail between 4.5 and 18 V, making it suitable for
applications running off a 5- or 12-V intermediate power distribution bus.
Sequencing requirements can be met using the individual enable pins or by programming the sequence through
the I2C bus into the onboard EEPROM. Output voltages can be set through external resistor networks and VREF
can be programmed from 0.6 to 1.87 V in 10-mV steps. All control and status info can be accessed through a
PMBus-compatible I2C bus.
The TPS65400-Q1 provides a high level of flexibility for monitoring and control through the I2C bus while
providing the option of programmability through the use of external components and voltage levels for systems
not using I2C.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
11
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
8.2 Functional Block Diagrams
COMP2
COMP1
PVIN1
SS DAC VREF DAC
CB1
SDA
SCL
EEPROM
and
Charge Pump
I2C
I2CADDR
PWM Controller
Gate Driver
SW1
I2CALERT
RCLOCK_SYNC
CLOCK
(Adj Fsw and )
OVP
UVP
OCP
ISENSE
VFB1
CLK_OUT
PVIN2
ENSW1
Sequencing
Controller
ENSW2
ENSW3
ENSW4
PGND1
Enable
and
PGOOD
SS DAC VREF DAC
PWM Controller
CB2
Gate Driver
SW2
PGOOD
OVP
UVP
SS1/PG1
SS2/PG2
SS3/PG3
Soft-Start
or
PGOOD#
OCP
ISENSE
PGND2
VFB2
TPS65400-Q1
SS4/PG4
PVIN3
CB3
SS DAC VREF DAC
RST_N
PWM Controller
CE
VIN
OVP
UVP
VDDD
VDDA
VDDG
Internal
Sub-Reg
and
Bias
OCP
ISENSE
PWM Controller
OVP
UVP
COMP3
SW3
PGND (Thermal Pad)
VFB3
PVIN4
CB4
SS DAC VREF DAC
VREF
UVLO
OTP
AGND
Gate Driver
Gate Driver
OCP
ISENSE
SW4
PGND (Thermal Pad)
VFB4
COMP4
Figure 5. TPS65400-Q1 Functional Block Diagram
12
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Functional Block Diagrams (continued)
INPUT+
VDDG
VIN
VDDA
VDDA
Regulator
RCLOCK_SYNC
VDDG
Regulator
0
PVIN1
Oscillator
CB1
VDDD
VDDD
Regulator
UVLO
VREF1
Generator
VREF1
SS1
OUTPUT+
UVLO
COMP
Precharge
OVP1
SW1
Logic
GM1
FB1
0.5V
OCP1
PGND1
High Side
Current
Sense
Zero Cross
Detect
High Side
Current
Limit
Low Side
Current
Limit
COMP1
Slope
Comp.1
OVP1/UVP1
Detector
OCP1
Control
AGND
A.
UVP1
Soft-Start
Control 1
SS1/PG1
Function
SS1/PG1
OVP1
All other switchers follow the same pattern
Figure 6. Simplified Control Block Diagram for Switcher1
8.3 Feature Description
8.3.1 Startup Timing and Power Sequencing
8.3.1.1 Startup Timing
Figure 7 shows the startup timing of the TPS65400-Q1. Upon power-up or the rising edge of CE, the internal
power rails VDDA, VDDG, and VDDD startup during the time labeled tstart. Following tstart, a delay of t1 follows
(which is defined by the user through the timing of RST_N). During time tstart and t1, the COMP terminal is
internally discharged through a 1-kΩ resistor. At the rising edge of RST_N, the TPS65400-Q1 begins two actions:
1. The TPS65400-Q1 begins its precharge of the COMP terminal (indicated by tprecharge). The length of tprecharge
needed to precharge the COMP terminal depends on the time constant of the R and C components. The
internal precharge voltage source remains on even during normal operation, preventing the COMP terminal
from falling below 0.6 V except during faults (OVP, OCP, and so forth).
2. The TPS65400-Q1 begins its configuration sequence (indicated by tconfig), and loads parameters from the
EEPROM. Parameters to be set include Vout, switching frequency, soft-start timing, and current limit.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
13
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Feature Description (continued)
After tconfig is complete, treset_delay begins. The length of treset_delay is user-configurable through PMBus register
DCh. After treset_delay is complete, the TPS65400-Q1 begins its startup sequence. The startup sequence is
EEPROM-configurable, so any of the four switchers could be the first to startup with a configurable delay. In this
particular example, SW1 is configured to startup first after a delay of tSW1_TON_DELAY, which is configurable
through PMBus register (DDh) TON_TOFF_DELAY.
VIN
CE
VDDA
VDDG
VDDD
tstart
t1
RST_N
tconfig
treset_delay
COMP
tprecharge
ENSW1
VOUT1
t2
tSW1_TON_DELAY
t
A.
PGOOD1 and ENSW2 are tied together externally, and tON_DELAY1 and tON_DELAY2 are configured through PMBus.
Figure 7. Timing Showing Startup from CE
To summarize, the length of time from rising edge of CE to soft-start of the first switcher in the sequence is:
tCE_to_SS = tstart + t1 + tconfig + treset_delay + t2 + tSW1_ON_DELAY
(1)
The delays, treset_delay and tSW1_ON_DELAY, are both configurable through PMBus. The delay, tconfig, is typically 1.1
ms. The delays, t1 and t2, are determined by the user-defined timing of RST_N and ENSW1. They can both be
set to 0 by pulling RST_N high before the end of tstart and ENSW1 high before the end of treset_delay. One simple
way to do this would be to tie both signals to VDDD.
8.3.1.2 External Sequencing
To use external sequencing, either connect all the enable pins (ENSW1, ENSW2, ENSW3, and ENSW4) to an
external sequencing controller, or connect them to PGOOD outputs as shown in Figure 8. By default, tON_DELAY
and tOFF_DELAY are both set to 5 ms. This allows the user complete flexibility of sequencing order and timing with
the ENSWx pins without modifying any of the default settings in the TPS65400-Q1.
14
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Feature Description (continued)
ENSW1
ENSW2
ENSW3
ENSW4
VOUT1
1
2
VOUT2
3
VOUT3
4
VOUT4
PGOOD1
PGOOD2
PGOOD3
PGOOD4
PGOOD
t
1. tSS1
A.
2. tSS2
3. tSS3
4. tSS4
Default behavior (external sequencing)
Figure 8. Example of Sequencing Where Timing is Controlled by an External Sequencer With ENSWx
Pins
8.3.1.3 Internal Sequencing
The default settings for SEQUENCE_ORDER (see (D5h) SEQUENCE_ORDER) effectively disable sequencing
by setting all switchers to start at the same time. Therefore, to use internal sequencing, the default values for
SEQUENCE_ORDER must be changed to the desired sequence. In addition, the user can configure the start or
stop sequence to have a dependence on the PGOOD output of the previous switcher, or to wait for a set delay. If
configured to have a dependence on PGOOD, the soft-start for the next switcher begins after PGOOD of the
previous goes high and the wait time determined by tON_DELAY is complete. If configured to wait for a set delay,
the wait time determined by tON_DELAY begins immediately upon the enabling of the previous switcher.
In addition, each supply can be disabled such that it is bypassed in the power-up sequence. For example, if the
sequence is SW1-SW2-SW3-SW4, and SW2 is disabled, then SW3 will be powered up after SW1. The initial
configuration of the TPS65400-Q1 (for first-time power-up) needs to be done using one of the methods described
in Initial Configuration.
8.3.2 UVLO and Precision Enables
The TPS65400-Q1 implements a UVLO function that prevents startup when the voltage at VIN (terminal 22) is
below 4 V. In most applications, VIN and all of the power rails (PVIN1, PVIN2, PVIN3, and PVIN4) are tied to the
same source and this single UVLO function is sufficient. However, in some applications, the power rails may be
tied to different input voltages, and there is the possibility that the TPS65400-Q1 may attempt to startup a
switcher even when its associated PVINx rail has not reached a high-enough voltage. In these cases, the
precision enable threshold on each ENSWx can be used to precisely set the startup threshold for each individual
switcher with a simple resistor divider to PVINx.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
15
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Feature Description (continued)
In cases where a single UVLO threshold is needed for all four switchers, but at a different level than 4 V, the
TPS65400-Q1 can be configured for single-terminal enable (PMBus register D2h, bits 0:1 = 10) where the
ENSW1/ENSEQ terminal is used as a sequence enable terminal. Then, a resistor divider to the appropriate
PVINx rail can be used to set a precise UVLO threshold that applies to all four switchers.
8.3.3 Soft-Start and Prebiased Startup
The TPS65400-Q1 implements a soft-start function that minimizes discharge of the output when starting up in a
prebiased condition. Soft-start time, tSS, is set by tON_TRANSITION_RATE (digital soft-start) or by a capacitor
connected to the corresponding SSx pin (analog soft-start). In this setup, the SSx pin sources a 5-µA current
charging the capacitor, and the voltage at the SSx pin limits the reference voltage at the input of the error
amplifier.
At the beginning of the soft-start, the soft-start input to the error amplifier is set to 0. The SSx input is raised
gradually and reaches its target value during the time tss. If VFB > VSS, then no switching occurs. After the SoftStart signal crosses VFB, the switching begins. The first switching pulse is on the low-side FET, which charges
the high-side bootstrap capacitor. The unit runs in discontinuous conduction mode (DCM) with the zero-cross
detector enabled on the low side (diode emulation). The high-side FET is pulsed according to the error amplifier
output on the COMP pin. If the IC is configured for continuous conduction mode (CCM) operation (default), the
low-side FET pulses gradually transition to normal CCM operation; at each successive switching cycle, the lowside gate pulse is gradually ramped until full synchronous switching occurs. At this point, the switcher enters
normal CCM operation.
VREF
FB
SS
tss
HS_GATE
LS_GATE
Pulse extension into regular CCM operation
Initial bootstrap capacitor
charge pulse
Figure 9. Soft-Start Under Prebiased Condition and CCM Mode Programmed
16
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Feature Description (continued)
VREF
FB
SS
HS_GATE
LS_GATE
Initial Bootstrap capacitor
charge pulse
tss
Figure 10. Soft-Start Under Prebiased Condition and DCM Mode Programmed
8.3.3.1 Analog Soft-Start (Default) and Digital Soft-Start
The TPS65400-Q1 has the ability to use an analog-based soft-start ramp based on external capacitors (one input
for each switcher) or to use internal signals based on digital logics and DACs to perform the soft-start function.
When using external soft-start configuration (default configuration), the SSx pins are connected to the soft-start
input of the error amplifier.
When using the internal digital soft-start signal, the soft-start input to the error amplifier increases step-by-step at
a rate set according to the value set in TON_RAMP_RATE (see (DEh) TON_TRANSITION_RATE).
VREF
tss_step
¨9ss_step
Soft-Start
Done
Figure 11. Internal Soft-Start Input to Error Amplifier When Digital Soft-Start is Selected
ΔVSS_step is 10 mV. Tss_step depends
TON_TRANSITION_RATE for more details.
on
the
soft-start
time
option
selected.
See
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
(DEh)
17
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Feature Description (continued)
8.3.3.2 Soft-Start Capacitor Selection
When using external soft-start capacitor to set the soft-start time, use Equation 2.
Css
t ss
u Vref
Iss
(2)
Css is the value of the capacitor connected between the SSx pin and AGND. VREF is the value of the reference
voltage (default is 0.8 V). ISS is the current sourced by the SS1/PG1 pin during soft-start.
8.3.4 PWM Switching Frequency Selection
The master clock frequency, FOSC, can be set by external resistor on the RCLOCK_SYNC terminal, or by
synchronizing with an external clock. To set using an external resistor, use this formula.
FSW (kHz) = 138664 ROSC (kΩ)–0.948
(3)
2500
F re q u e n c y (k H z )
2000
1500
1000
500
0
0
100
200
300
400
500
600
R OSC (k:)
700
800
D003
Figure 12. Frequency vs Rosc
To sync to an external source, an AC-coupled signal should be applied to the terminal. A fixed resistor should
still be connected to set a minimum frequency. The frequency of the input signal to synchronize with should
always be higher than the minimum frequency. If the internal PLL cannot synchronize, the switchers will fall back
to the minimum frequency set by the resistor. The CLK_OUT terminal outputs the master clock FOSC.
The PWM frequency of each switcher is determined by this master clock frequency and an I2C-programmable
choice of 4 divider ratios (1, 2, 4, or 8) by setting CLK_DIV (see (D7h) FREQUENCY_PHASE).
18
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Feature Description (continued)
CLK_OUT
SW1
CLK_DIV
To clock input
SW1
DELAY_SELECT
VFreq_ref
ROSC
OSCILLATOR
4 × Master CLK
/4
/1, 2, 4, 8
4
Delay
SW1 FREQ
RCLOCK_SYNC
Frequency
Modulator
SW2
CLK_DIV
SW2
DELAY_SELECT
Delay
SW3
CLK_DIV
SW3
DELAY_SELECT
Delay
SW4
CLK_DIV
SW3 FREQ
SW4
DELAY_SELECT
Delay
A.
SW2 FREQ
SW4 FREQ
The frequency modulator is used for external clock synchronization.
Figure 13. Diagram of PWM Clock Generation
The intent of the individual divider ratios is to allow users to set the frequency of each switcher independently.
For example, with a master clock FOSC of 1.1 MHz, SW1 and SW2 have a divider ratio of 4 for a 275-kHz PWM,
and SW3 and SW4 have a divider ratio of 1 for a PWM frequency of 1.1 MHz. Select the divider ratio so that the
PWM frequency stays within the range of 275 kHz to 2.2 MHz for whichever master clock frequency is set.
In addition to selecting the frequency, each switcher can have its PWM frequency delayed. This enables the
designer to minimize ripple current by properly selecting the delays so that the switching frequencies are out of
phase. The default switching frequency is at CLK_DIV = FOSC / 1 with PHASE_DELAY for SW1 at 0˚, SW2 at
180˚, SW3 at 90˚, and SW4 at 270˚. More information on frequency selection and delay is given in (D7h)
FREQUENCY_PHASE.
8.3.5 Clock Synchronization
The RCLOCK_SYNC terminal can be used to synchronize the master clock switching frequency, FOSC, with an
external clock source or another TPS65400-Q1. The external clock signal (which can come from another
TPS65400-Q1 CLK_OUT terminal) should be AC coupled to the RCLOCK_SYNC terminal as shown in
Figure 14. Choose the ROSC value so that the fixed frequency is nominally 30% lower than the external
synchronizing clock frequency. An internal protection diode clamps the low level of the synchronizing signal to
approximately –0.5 V. The internal clock synchronizes to the rising edge of the external clock.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
19
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Feature Description (continued)
CCLK
To RCLOCK_SYNC
ROSC
AGND
Figure 14. AC-Coupled Clock Synchronization
TI recommends to choose an AC-coupling capacitance in the range of 50 to 100 pF. Exceeding the
recommended capacitance may inject excessive energy through the internal clamping diode structure present on
the RCLOCK_SYNC terminal. The typical trip level of the synchronization terminal is 1.5 V. To ensure proper
synchronization and to avoid damaging the IC, the peak-to-peak value (amplitude) should be between 2.5 V and
VDDA. The minimum duration of this pulse must be greater than 200 ns, and its maximum duration must be 200
ns less than the period of the switching cycle.
The external clock synchronization process begins after the TPS65400-Q1 is enabled and an external clock
signal is detected. The frequency modulator adjusts the oscillator frequency to match the frequency of the pulses
into the RCLOCK_SYNC terminal. It generally takes 50 cycles before the PWM frequency locks. If the external
clock signal is removed after frequency synchronization, the master clock FOSC drifts to the frequency selected by
ROSC.
8.3.6 Phase Interleaving
The TPS65400-Q1 offers the ability to output rails of higher currents by connecting SW1 and SW2 in parallel, or
by connecting SW3 and SW4 in parallel. To configure this option, the COMP2 or COMP4 terminal must be tied to
VDDA through a 4-kΩ resistor.
Upon the initialization sequence after a reset, the TPS65400-Q1 attempts to discharge the COMP terminal
through a 2-kΩ internal resistor. When it detects that the COMP terminal is pulled high, it configures itself to
operate in current sharing mode. If SW2 is set to current sharing mode, its PWM output is controlled by the error
amplifier and COMP1 terminal of SW1 and set to the same frequency as SW1. Likewise, if SW4 is set to current
sharing mode, its PWM output is controlled by the error amplifier and COMP3 terminal of SW3 and set to the
same frequency as SW3. This means that the frequency settings for SW2 and SW4 in the EEPROM are ignored
in that mode of operation.
When current sharing mode is detected on a particular pair, the output slave’s I2C access is invalid and the
output slave’s default settings follow that of its master (see (00h) PAGE). The only exception is that the slave
switcher PWM is a fixed 180° phase-shift from its master.
Table 1. Programmable Options When Current Sharing Enabled
Pair
SW1-SW2
SW3-SW4
20
Output
Current Sharing Relationship
Switching Frequency
Switching Phase
SW1
Master
Programmable
Programmable
SW2
Slave
Follows master
Master + 180°
SW3
Master
Programmable
Programmable
SW4
Slave
Follows master
Master + 180°
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
8.3.7 Fault Handling
OVP, OCP, and undervoltage protection (UVP) are handled for each switcher independently. OVP or OCP faults
that occur on one switcher do not affect the other outputs. There are two exceptions:
• If current-sharing mode (ISHARE) is detected for a switcher that faults, both switchers in parallel have the
same response to OVP or OCP.
• When using internal sequencing, in the case of faults occurring during the initial power-up sequence, all
switchers are disabled for 500 ms, after which, the startup sequence is restarted.
During the soft-start time for a switcher, all fault signals (OVP, OCP, and UVP) are disabled and reset to the
unfaulted condition. The first moment when faults can be triggered is after the end of the soft-start sequence.
OVP thresholds are set as a percentage of VREF. A deglitching time of 50 μs is used for the overvoltage. When
an overvoltage occurs at the OVP upper threshold limit, the high-side FET and the low-side FET are disabled for
that switcher until the OVP falling threshold is reached. When the OVP falling threshold is reached, the low-side
FET turns on for 200 ns to ensure that the bootstrap capacitor is recharged before resuming normal operation of
the converter.
Output voltage falling below the UVP thresholds causes the corresponding PGOOD output to fall, but the
switcher continues to operate as it tries to increase the output voltage. However, if the PGOOD terminal is tied to
the enable ENSWx signal of another switcher on the PCB (for external sequencing), the output for that ENSWxPGOOD-tied switcher is disabled until output voltage is nominal and PGOOD is good.
OTP shuts down all switchers. When the temperature drops below the hysteresis level, a soft reset is triggered
and the chip restarts from the startup sequence.
Fault Monitoring describes fault reporting and clearing of fault status registers.
The OVP and UVP sensing is deglitched to prevent unwanted tripping. The faults need to be sustained for more
than 55 μs typically (60 μs max) to be registered and trigger protection circuits and PGOOD output to fall. Fault
detection is disabled on a given switcher when its VREF is being ramped (as result of an I2C command to
change VREF). An additional 100-μs fault blanking time results after VREF has been adjusted to its target level.
8.3.8 OCP for SW1 to SW4
The OCP is I2C-programmable and set by the IOUT_MAX command. By default, the peak current IOUT_MAX for
SW1 and SW2 is 6 A, and for SW3 and SW4 it is 3 A. When the current reaches this threshold, the unit
immediately turns off the high-side FET and keeps the low-side FET off for the remainder of the switching cycle.
The following cycle are skipped (high-side FET off, low-side FET off) regardless of the inductor current. If the
current in the inductor is still higher than the IOUT_MAX after the skipped cycle, the following cycles are also
skipped until the current reach below the IOUT_MAX.
If the IOUT_MAX is reached more than 256 active cycles continuously, the switcher shut downs for 20 ms and
restarts. If the switcher is running in interleaved operation, both the switcher that tripped the IOUT_MAX
threshold and its interleaved counterpart shut down for 20 ms. After that period of time, the unit restarts and goes
through soft-start operation. For very-low duty cycle operation and faulty operation with very-fast current increase
during the high-side FET on-time (due to inductor saturation and so forth), OCP is also enforced on the low side
to ensure no runaway condition exists.
Table 2. Current Limit
Options
SWITCHER
IOUT_MAX
2A
3A
SW1, SW2
4A
5A
6 A (default)
0.5 A
SW3, SW4
1A
2A
3 A (default)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
21
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
While the converter is shut down following an OCP event spanning more than 256 cycles, the COMP terminal is
pulled low for 1.1 ms prior to precharge and re-enabling of the converter. At the same time, the SSx pin is
discharged to AGND for 1.1 ms. If the soft-start is digital (SSx pins used as PGOODx outputs), the soft-start
value is reset.
A
256th consecutive OCP detect
First OCP detect
OCP Limit
t
Figure 15. Inductor Current During Overcurrent Event
At high switching frequency (>1 MHz) and particularly when there is a fault in the converter such as saturation of
the inductor, the current sensor might not sense the overcurrent event. To ensure that current protection is
provided in all operating scenarios, low-side current sensing is also present to provide overcurrent detection and
protection when the low-side FET is on. If over-current is detected when the low-side FET is on, the low-side
FET stays on (and the high-side FET off) until the current drops below the threshold. A new cycle will then begin
(high side on, low side off) when the next switching cycle occurs as driven by the internal clock derived from the
oscillator (internal or external synchronization). A dedicated counter records the low-side OCP events and
initiates a shutdown of the converter after 256 OCP event counts. Six consecutive cycles without a low-side OCP
event resets the counter.
A
Triggered Low Side OC
Low Side OCP Limit
t
Figure 16. Inductor Current During Overcurrent Event With Low-Side Detection
8.3.9 Overcurrent Protection for SW1 to SW4 in Current Sharing Operation
When the converter is running in interleaved operation, an OCP event will not trigger the COMP terminal to be
pulled low to 0.6 V. Instead, the error amplifier is switched off (tri-stated). This ensures that the COMP terminal
voltage remains constant so that the other phase continues to operate during the OCP event. An OCP event on
one switcher lasting more than 256 cycles triggers the shutdown of both switchers running in interleaved mode.
8.3.10 Recovery on Power Loss
All contents of the registers are saved and stored in the data store (non-volatile memory) with the exceptions
listed in Table 4 (Supported PMBus Commands) when STORE_DEFAULT_ALL is issued. Contents of the
registers are copied from the data store when power is restored. This allows the system processor to turn on the
power supplies as needed with the same default settings before power was lost.
22
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
8.3.11 Feedback Compensation
Current Sense Gmps = 10 A/V (default)
and Peak
Current Control
VOUT
IL
RFB1
C1
FB
EA VREF
+
COMP
Rc
RLoad
RESR
RFB2
Gm = 120 µA/V
CRoll
Co
Cc
Figure 17. Simplified Equivalent Feedback Compensation Network
A typical compensation circuit could be type II (RC and CC) to have a phase margin between 60° and 90°, or type
III (RC, CC, and Cff) to improve the converter transient response. CRoll adds a high-frequency pole to attenuate
high-frequency noise when needed. CRoll should be set to at least twice the crossover frequency to avoid
interacting with the feedback compensation. It may also prevent noise coupling from other rails if there is
possibility of cross coupling in between rails when layout is very compact.
Table 3 shows the recommended values for the compensation network components as an initial start. These
result in the compensating zero of the Type II to match the dominant pole of the converter.
Table 3. Compensation Calculation Table
TYPE II
Select cross over frequency to be less than 1/5 of
switching frequency (typical is 1/10)
FSW
10
2S u FC u VOUT u CO
Gm u GmPS u VREF
TYPE III
FC
RC
Set RC
Set CC
CC
Add CRoll if needed to remove large signal coupling to
high impedance COMP node.
CRoll
Cff compensating capacitor for type III compensation
network. Choose ƒzff same as FC.
RLOAD u CO
RC
Resr u Co
RC
N/A
FSW
10
2S u FC u CO
Gm u GmPS
FC
RC
RLOAD u CO
RC
CC
CRoll
Cff
Resr u Co
RC
1
2S u fz ff u RFB1
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
23
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
8.3.12 Adjusting Output Voltage
The output voltage of each buck is set with a resistor divider from BUCK output to FB pin and ground. TI
recommends to use a 1% tolerance resistor or better one to get higher output voltage accuracy.
Vout
Vref
RFB1
RFB2
EA
FB Pin
±
TPS65400
Figure 18.
With RFB1 and RFB2, output voltage is determined by:
RFB1 ·
§
Vout Vref u ¨ 1
RFB2 ¸¹
©
(4)
Default Vref in TPS65400-Q1 is 0.8 V. It can be programed from 0.6 to 1.87 V by digital interface PMBus. See
(D8h) VREF_COMMAND for more detailed information.
8.3.13 Digital Interface – PMBus
TPS65400-Q1 implements a PMBus-compatible I2C digital interface. The PMBus specification referenced by this
section is PMBus Power System Management Protocol Specification Part I – General Requirements, Transport
and Electrical Interface, Revision 1.2, dated 6 September 2010. The specification is published by the Power
Management Bus Implementers Forum and is available from http://pmbus.org/Specifications. See details in
PMBus and Register Maps.
8.3.14 Initial Configuration
The recommended method of configuring the TPS65400-Q1 the first time is through an external programmer
through a separate I2C programming header (as shown in Figure 19). The programming header needs to
connect to the SCL, SDA, CE, VDDD, and DGND lines, and can be done using a USB-to-I2C tool. This enables
the user to tailor the settings of the TPS65400-Q1 for each PCB specifically after PCB assembly, before the first
power-up of the board.
An alternative method is to use the firmware in an on-board microcontroller to do the initial configuration. To do
this, the user has two options:
• Power the microcontroller and the TPS65400-Q1 (VDDD, CE, and DGND connections needed) from an
external source not controlled by the TPS65400-Q1.
• Design the PCB so that the default settings of the TPS65400-Q1 allow the microcontroller to be powered
when power is applied to the TPS65400-Q1 the first time. The designer also needs to ensure that the default
power-up sequence, ramp-rates, and other default parameters do not damage any components when power
is applied the first time. After configuration, the microcontroller should pull CE low, and then all future powerups result in the newly configured power-up scheme to occur.
Using either method for the microcontroller requires the firmware to check if the TPS65400-Q1 has been
previously configured, or if a modification needs to be made to an already programmed configuration. Users may
use USER_DATA_BYTE_00 and/or USER_DATA_BYTE_01 to store a version number to identify which version
of the configuration is stored in the TPS65400-Q1.
A hybrid option may also be done where the initial configuration is done using an external programmer, and the
subsequent revisions are done through the microcontroller firmware. This eliminates the risk from damage
caused by the default configuration during the first power-up, but still allows the microcontroller firmware to
modify settings such as the VREF settings for subsequent power-ups.
24
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
User-Issued ON
OPERATION
User-Issued Soft-OFF
PAGE = 0xFF
VOUT1
1
VOUT2
2
VOUT3
5
3
VOUT4
4
PGOOD1
8
PGOOD2
PGOOD3
7
PGOOD4
6
t
1.
2.
3.
4.
A.
SW1 TON_DELAY
SW2 TON_DELAY
SW3 TON_DELAY
SW4 TON_DELAY
5.
6.
7.
8.
SW4 TOFF_DELAY
SW3 TOFF_DELAY
SW2 TOFF_DELAY
SW1 TOFF_DELAY
Configuration:
1.
Enable pins ENSWx set to inactive in PIN_CONFIG_00
2.
Start sequence order SW1-SW2-SW3-SW4 in SEQUENCE_ORDER
3.
Stop sequence order SW4-SW3-SW2-SW1 in SEQUENCE_ORDER
Figure 19. Example of Internal On Sequencing and Off Sequencing With the Default START_PGOOD
Dependence
OPERATION (SWx) refers to OPERATION register in the corresponding PMBus PAGE. See (01h) OPERATION
for more information on the OPERATION register.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
25
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
ENSW1
PVIN1
ENSW2
12 V
CB1
ENSW3
VOUT1
ENSW4
VDDD
PGOOD1
VDDD
PGOOD2
VDDD
PGOOD3
VDDD
PGOOD4
SW1
SS1/PG1
PGND1
SS2/PG2
VFB1
SS3/PG3
PVIN2
12 V
SS4/PG4
CB2
VOUT2
VDDD
Host
(Optional)
PGOOD(Global)
SW2
PGOOD
VDDD
PGND2
SDA
VDDD
SCL
TPS65400-Q1
VDDD
VFB2
PVIN3
I2CALERT
I2CADDR
CB3
RCLOCK_SYNC
SW3
12 V
VOUT3
CLK_OUT
VDDD
PGND (Thermal Pad)
RST_N
VFB3
CE
PVIN4
12 V
VIN
12 V
CB4
VDDD
SW4
VDDA
VDDG
PGND (Thermal Pad)
AGND
VFB4
COMP3
COMP1
COMP4
COMP2
Figure 20. Internal Sequencing Schematic With Host
26
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
ENSW1
PVIN1
ENSW2
VIN1
CB1
ENSW3
VOUT1
ENSW4
SW1
SS1/PG1
PGND1
SS2/PG2
VFB1
SS3/PG3
PVIN2
VIN2
SS4/PG4
CB2
VOUT2
SW2
PGOOD
VDDD
PGND2
SDA
Programmer
VDDD
SCL
TPS65400-Q1
VFB2
PVIN3
I2CALERT
I2CADDR
CB3
RCLOCK_SYNC
SW3
VIN3
VOUT3
CLK_OUT
VDDD
PGND (Thermal Pad)
RST_N
VFB3
CE
PVIN4
VIN
VIN
CB4
VDDD
SW4
VDDA
VDDG
PGND (Thermal Pad)
AGND
VFB4
COMP3
COMP1
COMP4
COMP2
Figure 21. Internal Sequencing Schematic Without Host
8.4 Device Functional Modes
8.4.1 CCM Operation Mode
When the VIN/PVINx are above UVLO threshold and ENSWx are above the threshold, all four switchers operate
in continuous current mode(CCM) with IOUT_MODE(see (D6h) IOUT_MODE) setting default. In CCM, the
converters work in peak current mode for easy loop compensation and cycle-by-cycle high side MOSFET current
limit.
8.4.2 CCM/DCM Operation Mode
When DCM mode is enabled by setting IOUT_MODE (see (D6h) IOUT_MODE), the switchers transition to DCM
operation at light loads. During DCM mode, the low-side FET is turned off to prevent negative inductor current.
This increases light-load efficiency, but output ripple and transient response during DCM or during transitions
between DCM and CCM mode can be degraded.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
27
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Device Functional Modes (continued)
At light load, the COMP terminal is driven by the error amplifier to the minimum clamp voltage. When the COMP
voltage reaches below 0.6 V and the error amplifier is sinking more than 5 μA, both the high-side and low-side
FET will be tri-stated to prevent the output voltage from rising above the set value. The FET function is reenabled when the GM amplifier sinks less than 3 μA. This results in a burst mode operation at light load. The
low-side FET has a 200-ns one-shot ON-time to ensure that the bootstrap capacitor is charged before the normal
function of the converter is resumed.
8.4.3 Current Sharing Mode
When SW1/SW2 pair output and/or SW3/SW4 pair output are shared, the responding pairs current sharing mode
is enabled and the ENABLE_PIN_CONFIG is set to single ENABLE. For the detail configuration, see Current
Sharing Typical Application .
28
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
8.5 Register Maps
Table 4 lists the PMBus commands. Commands 00h through CFh are defined in the PMBus Specification and are considered to be core commands that
are standardized for all manufacturers and products. Commands D0h through FEh are manufacturer-specific and may be unique for each manufacturer
and product. Commands that are not supported by the device are not listed.
Table 4. Supported PMBus Commands
Code
Name
SMBUS Transaction
Type: Writing Data
SMBUS Transaction
Type: Reading Data
Data Bytes
PAGE Support
Saved to Data
Flash
Description
00h
PAGE
Write byte
Read byte
1
—
No
Selects output rail (see (00h)
PAGE)
01h
OPERATION
Write byte
Read byte
1
00-03, FF
No
Starts or stops output (see (01h)
OPERATION)
03h
CLEAR_FAULTS
Send byte
—
0
00-03, FF
—
Clears all faults (see (03h)
CLEAR_FAULTS)
10h
WRITE_PROTECT
Write byte
Read byte
1
—
No
Used to lock bus writes (see
(10h) WRITE_PROTECT)
11h
STORE_DEFAULT_ALL
Send byte
—
0
—
—
Stores operating memory to
default store (see (11h)
STORE_DEFAULT_ALL)
19h
CAPABILITY
—
Read byte
1
—
—
Describes PMBUS capabilities
(see (19h) CAPABILITY)
78h
STATUS_BYTE
—
Read byte
1
00-03, FF
—
Fault register (see (78h)
STATUS_BYTE)
79h
STATUS_WORD
—
Read word
2
00-03, FF
—
Fault register (see (79h)
STATUS_WORD)
7Ah
STATUS_VOUT
—
Read byte
1
00-03, FF
—
Output fault register (see (7Ah)
STATUS_VOUT)
80h
STATUS_MFR_SPECIFI
C
—
Read byte
1
—
—
Status register (PGOOD#_N)
(see (80h)
STATUS_MFR_SPECIFIC )
98h
PMBUS_REVISION
—
Read byte
1
—
—
PMBUS revision support (see
(98h) PMBUS_REVISION)
ADh
IC_DEVICE_ID
—
Read block
7
—
—
IC part number in ASCII (see
(ADh) IC_DEVICE_ID )
AEh
IC_DEVICE_REV
—
Read block
2
—
—
IC part revision code (see (AEh)
IC_DEVICE_REV)
D0h
USER_DATA_BYTE_00
Write byte
Read byte
1
—
Yes
User-defined data (see (D0h)
USER_DATA_BYTE_00)
D1h
USER_DATA_BYTE_01
Write byte
Read byte
1
—
Yes
User-defined data (see (D1h)
USER_DATA_BYTE_01)
D2h
PIN_CONFIG_00
Write byte
Read byte
1
—
Yes
Configures pin behavior (see
(D2h) PIN_CONFIG_00)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
29
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Register Maps (continued)
Table 4. Supported PMBus Commands (continued)
Code
Name
SMBUS Transaction
Type: Writing Data
SMBUS Transaction
Type: Reading Data
Data Bytes
PAGE Support
Saved to Data
Flash
Description
D3h
PIN_CONFIG_01
Write byte
Read byte
1
00-03
Yes
Configures rail-specific pin
behavior (see (D3h)
PIN_CONFIG_01)
D4h
SEQUENCE_CONFIG
Write byte
Read byte
1
—
Yes
Configures sequence behavior
(see (D4h)
SEQUENCE_CONFIG)
D5h
SEQUENCE_ORDER
Write byte
Read byte
1
00-03
Yes
Configures sequence order (see
(D5h) SEQUENCE_ORDER)
D6h
IOUT_MODE
Write byte
Read byte
1
00-03
Yes
Sets CCM / DCM, current sharing
status (see (D6h) IOUT_MODE)
D7h
FREQUENCY_PHASE
Write byte
Read byte
1
00-03
Yes
Sets switcher frequency and
phase (see (D7h)
FREQUENCY_PHASE)
D8h
VREF_COMMAND
Write byte
Read byte
1
00-03
Yes
Sets reference voltage (VREF)
(see (D8h) VREF_COMMAND)
D9h
IOUT_MAX
Write byte
Read byte
1
00-03
Yes
Sets current limit (see (D9h)
IOUT_MAX)
DAh
USER_RAM_00
Write byte
Read byte
1
—
No
RESET notification (see (DAh)
USER_RAM_00)
DBh
SOFT_RESET
Send byte
—
0
—
—
Soft resets device (see (DBh)
SOFT_RESET)
DCh
RESET_DELAY
Write byte
Read byte
1
—
Yes
Sets delay after reset (see (DCh)
RESET_DELAY)
DDh
TON_TOFF_DELAY
Write byte
Read byte
1
00-03
Yes
Sets delay before output begins
to turn ON/OFF (see (DDh)
TON_TOFF_DELAY)
DEh
TON_TRANSITION_RAT
E
Write byte
Read byte
1
00-03
Yes
Sets soft-start time (see (DEh)
TON_TRANSITION_RATE)
DFh
VREF_TRANSITION_RA
TE
Write byte
Read byte
1
00-03
Yes
Sets ramping parameters for realtime Vref settings in output (see
(DFh)
VREF_TRANSITION_RATE)
E0h-EFh
—
—
—
—
—
—
Reserved
F0h
SLOPE_COMPENSATIO
N
Write byte
Read byte
1
00-03
Yes
Adjusts control loop
compensation (see (F0h)
SLOPE_COMPENSATION)
F1h
ISENSE_GAIN
Write byte
Read byte
1
00-03
Yes
Adjusts control loop current sense
(see (F1h) ISENSE_GAIN)
30
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Register Maps (continued)
Table 4. Supported PMBus Commands (continued)
Code
Name
SMBUS Transaction
Type: Writing Data
SMBUS Transaction
Type: Reading Data
Data Bytes
PAGE Support
Saved to Data
Flash
Description
FCh
DEVICE_CODE
—
Read word
2
—
—
IC part revision code (see (FCh)
DEVICE_CODE)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
31
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 5. Command Bit-Mapping
Name
Default Value
Byte
00h
PAGE
0xFF
0
01h
OPERATIO
N
0x80
0
03h
CLEAR_FA
ULTS
10h
WRITE_PR
OTECT
11h
STORE_DE
FAULT_ALL
19h
CAPABILIT
Y
0xA0
0
PEC
78h
STATUS_B
YTE
0b0XXXX0XX
0
x
OFF
0b0XXXX0XX
0
x
79h
STATUS_W
ORD
0bX00XX000
1
7 (MSB)
6
5
4
3
2
1
0 (LSB)
x
x
x
x
PAGE
OPERATION
—
0x40
0
WRITE_PROTECT
—
SMB_ALER
T
x
x
x
x
VOUT_OV
IOUT_OC
TEMPERAT
URE
x
CML
NONE OF
THE ABOVE
OFF
VOUT_OV
IOUT_OC
TEMPERAT
URE
x
CML
NONE OF
THE ABOVE
VOUT
x
x
MFR
POWER_G
OOD_N
x
x
x
BUS
7Ah
STATUS_V
OUT
0bX00X0000
0
VOUT_OV
x
x
VOUT_UV
x
x
x
x
80h
STATUS_M
FR_SPECIF
IC
0b0000XXXX
1
x
x
x
x
POWER_G
OOD4_N
POWER_G
OOD3_N
POWER_G
OOD2_N
POWER_G
OOD1_N
98h
PMBUS_RE
VISION
0x22
0
0x07
0
0x4C
1
‘L’
0x4D
2
‘M’
0x32
3
‘2’
0x36
4
‘6’
0x34
5
‘4’
0x33
6
‘3’
0x30
7
‘0’
0x02
0
Length
0xFX
1
0x00
2
DEVICE_CODE_ID
0x00
0
USER_DATA_BYTE_00
ADh
AEh
D0h
32
Bits
Code
IC_DEVICE
_ID
IC_DEVICE
_REV
USER_DAT
A_BYTE_00
Part I Revision
Part II Revision
Length
DEVICE_CODE_ID
Submit Documentation Feedback
DEVICE_CODE_REV
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 5. Command Bit-Mapping (continued)
Bits
Code
Name
Default Value
Byte
D1h
USER_DAT
A_BYTE_01
0x00
0
D2h
PIN_CONFI
G_00
0x3C
0
x
D3h
PIN_CONFI
G_01
0x00
0
x
x
x
x
x
x
x
SSPG_PIN_
CONFIG
D4h
SEQUENCE
_CONFIG
0x00
0
x
x
x
x
x
x
x
START_PG
OOD
D5h
SEQUENCE
_ORDER
0x00
0
x
x
x
x
STOP_ORDER
D6h
IOUT_MOD
E
0b000000X1
0
x
x
x
x
x
0
x
0
x
0
x
x
x
x
x
0
x
x
x
x
x
D7h
D8h
D9h
FREQUENC
Y_PHASE
PAGE
Val
0x00
0x00
0x01
0x08
0x02
0x04
0x03
0x0C
VREF_COM
MAND
IOUT_MAX
0x14
PAGE
Val
0x00
0x04
0x01
0x04
0x02
0x03
0x03
0x03
7 (MSB)
6
4
3
2
1
0 (LSB)
USER_DATA_BYTE_01
PGOOD_PIN_CONFIG
ENABLE_PIN_CONFIG
x
START_ORDER
IOUT_SHAR
E
PHASE_DELAY
CCM
CLK_DIV
VREF_COMMAND
DAh
USER_RAM
_00
DBh
SOFT_RES
ET
DCh
RESET_DE
LAY
0x00
0
x
x
DDh
TON_TOFF
_DELAY
0x01
0
x
x
DEh
TON_TRAN
SITION_RA
TE
0x02
0
x
x
0x00
5
IOUT_MAX
x
x
USER_RAM
_00
—
x
x
x
RESET_DELAY
TON_DELAY
x
x
TOFF_DELAY
x
x
TON_RAMP_RATE
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
33
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 5. Command Bit-Mapping (continued)
34
Code
Name
Default Value
Byte
DFh
VREF_TRA
NSITION_R
ATE
0x98
F0h
SLOPE_CO
MPENSATI
ON
F1h
ISENSE_GA
IN
FCh
DEVICE_C
ODE
Bits
7 (MSB)
6
5
4
3
2
0
VREF_RAM
P_ENABLE
x
0x01
0
x
x
x
x
x
x
SLOPE_CO
MPENSATI
ON
0x01
0
x
x
x
x
x
x
ISENSE_GA
IN
0xFX
0
0x00
1
VREF_RAMP_TIMESTEP
1
0 (LSB)
VREF_RAMP_BITSTEP
DEVICE_CODE_ID
DEVICE_CODE_REV
DEVICE_CODE_ID
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
8.5.1 PMBus
8.5.1.1 Overview
The TPS65400-Q1 implements a lightweight PMBus-compliant layer supporting packet error checking, highspeed bus, and group commands.
8.5.1.2 PMBus Protocol
The PMBus specification follows SMBus version 2.0. Figure 22 through Figure 29 show all supported command
transactions.
8.5.1.2.1 PMBus Protocol
Figure 22. Send Byte Protocol With PEC
1
Start
7
Slave
address
1
Wr
1
Ack
8
Command
code
1
Ack
8
PEC
1
Ack
1
Stop
Figure 23. Write Byte Protocol With PEC
1
Start
7
Slave
address
1
Wr
1
Ack
8
Command
code
1
Ack
8
Data byte
1
Ack
8
PEC
1
Ack
1
Stop
Figure 24. Read Byte Protocol With PEC
1
Start
7
Slave address
7
Slave address
1
Wr
1
Rd
1
Ack
1
Ack
8
Command code
8
Data byte
1
Ack
1
Ack
8
PEC
1
Restart
1
Nack
1
Stop
Figure 25. Read Word Protocol With PEC
1
Start
7
Slave
address
8
Data word (low)
1
Wr
1
Ack
1
Ack
8
Command
code
8
Data word (high)
1
Ack
1
Restart
1
Ack
7
Slave
address
8
PEC
1
Rd
1
Ack
1
Nack
1
Stop
1
Ack
1
Stop
8.5.1.2.2 Transactions (No PEC)
Figure 26. Send Byte Protocol
1
Start
7
Slave address
1
Wr
1
Ack
8
Command code
Figure 27. Write Byte Protocol
1
Start
7
Slave
address
1
Wr
1
Ack
8
Command
code
1
Ack
8
Data byte
1
Ack
1
Stop
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
35
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Figure 28. Read Byte Protocol
1
Start
7
Slave address
7
Slave address
1
Wr
1
Ack
1
Rd
1
Ack
8
Command code
1
Ack
8
Data byte
1
Restart
1
Nack
1
Stop
Figure 29. Read Word Protocol
1
Start
7
Slave
address
1
Wr
8
Data word (low)
1
Ack
8
Command
code
1
Ack
1
Ack
8
Restart
8
Data word (high)
7
Slave
address
1
Nack
1
Rd
1
Ack
1
Stop
8.5.1.2.3 Addressing
The 7-bit I2C address is set through the I2CADDR terminal with a resistor RADDR connected to AGND. Table 6
shows the connection between the voltage at the I2CADDR terminal and the set I2C address at VDDD = 3 V. The
I2C address is determined only upon startup during tRESET_DELAY after rising edge of CE or RST_N. This makes it
immune to noise that may occur during normal operation. TI recommends resistors with 5% or lower tolerance. If
I2C is not necessary in the application, TI recommends to tie the I2CADDR terminal directly to VDDD.
Table 6. I2C Address Selection
RADDR
7-bit Address
180 kΩ
1101 111
120 kΩ
1101 110
82 kΩ
1101 101
56 kΩ
1101 100
39 kΩ
1101 011
22 kΩ
1101 010
10 kΩ
1101 001
2 kΩ
Test mode (factory-use only)
8.5.1.2.4 Startup
After CE is asserted and VDDD has reached 3.3 V, there is approximately a 320 μs delay before the PMBus
interface is active. During this time the TPS65400-Q1 is restoring its configuration from the EEPROM.
8.5.1.2.5 Bus Speed
100- and 400-kHz bus speeds are supported.
8.5.1.2.6 I2CALERT Terminal
When a timeout condition occurs, the I2CALERT terminal is pulsed low for 200 μs. A timeout condition is defined
as per SMBUS 2.0, tTIMEOUT. In addition to SCL, a timeout condition also occurs when the SDA line is asserted
low. If the timeout condition persists, I2CALERT continues to pulse every tTIMEOUT. The TPS65400-Q1 never
intentionally pulls the SCL low beyond tLOW:SEXT (1), as that violates timing specifications. Therefore, the
I2CALERT terminal acts as a watchdog for other devices sharing the same bus that violate the cumulative clock
low extend time. On a system level, it can be seen as a non-maskable interrupt (NMI) signal for the I2C bus.
(1)
36
tLOW:SEXT: Cumulative clock low extend time (slave device). See more details on SMBus specification http://smbus.org/specs/.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 7. Timeout Specifications
MIN
MAX
tTIMEOUT:SCL
Detect clock low timeout
PARAMETER
25
35
UNIT
ms
tTIMEOUT:SDA
Detect data low timeout
25
35
ms
8.5.1.2.7 CONTROL Terminal
The TPS65400-Q1 enable terminals ENSWx are equivalent to the CONTROL terminals in the fault handling. The
enable terminals behave as follows:
• Unit does not power up until commanded by the enable terminal and OPERATION command. By default, the
OPERATION command is ON, so the powering up of the unit depends on the enable terminal state.
• To start, the unit requires that the on/off portion of the OPERATION command is instructing the unit to run.
Depending on PIN_CONFIG_00, the unit may also require the enable terminal to be asserted for the unit to
start and energize the output.
• Polarity of the enable terminal is active high. If unconnected, the terminal goes high.
• When commanding the unit to turn on or off through the enable terminals, the programmed turn on delays,
turn off delays are always observed.
There are differences in enable terminal functionality depending on terminal configuration PIN_CONFIG_00. For
more information, refer to OPERATION and PIN_CONFIG_00.
8.5.1.2.8 Packet Error Checking
The TPS65400-Q1 supports an optional PEC code to be validated at the end of every write and to be appended
to the end of every read. TI highly recommends it, but it is not required.
8.5.1.2.9 Group Commands
Fully-compliant group commands are supported.
8.5.1.2.10 Unsupported Features
All undocumented, optional features are not supported. Extended commands are not supported.
8.5.2 PMBus Register Descriptions
The PMBus specification referenced by this section is PMBus Power System Management Protocol Specification
Part II – Command Language, Revision 1.2, dated 6 September 2010. The specification is published by the
Power Management Bus Implementers Forum and is available from http://pmbus.org/specifications.
8.5.2.1 Overview
The following parameters can be programmed and read. These are individually available for each power supply
output (SW1-SW4):
• Voltage reference
• Start sequencing
• Stop sequencing
• Switching frequency
• Switching phase
• Soft-start time
• Current limit
• Current sharing operation with SW1-SW2 and/or SW3-SW4 pairs
• Power Good
• Fault status
Each power supply has its own set of PMBus commands. Paging is supported to allow device selection for a
PMBus session ((00h) PAGE). Table 4 lists supported PMBus commands and paging values.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
37
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
8.5.2.2 Memory Model
Supported PMBus Commands describes the memory model for PMBus devices. Values used by the PMBus
device are loaded into volatile operating memory from the following places:
• Values hard-coded into an IC design
• Values programmed from hardware terminals
• A non-volatile memory called the default store
• Communications from the PMBus
On-board data flash memory is used to implement the hard-coded values and the default store values. Values in
the default store may be changed using the STORE_DEFAULT_ALL command described in (11h)
STORE_DEFAULT_ALL. The user store is not supported. Table 4 describes the ordering of memory loading and
precedence. In general, the hard-coded parameters are loaded into operating memory first. Second, any
terminal-programmable settings take effect. Third, values from the default store are loaded. Later, commands
issued from the PMBus take effect. In all cases, an operation on a parameter overwrites any prior value that was
already in the operating memory.
Power
Up
Reset
Idle
Communications
from PMBUS
Real-Time Changes
Hard-Coded Values
Read-Only Register
Bits
User Issues
STORE_DEFAULT_ALL?
Hardware Pins
Pin Configuration and
Electrical States
Non-Volatile Memory
Default Store
(EEPROM)
Yes
Store Supported
Registers to Default
Store
No
User Issues
SOFT_RESET?
Yes
No
Figure 30. Memory Model
8.5.2.3 Data Formats
Data is sent as a byte, an 8-bit binary value, a word, a 16-bit binary value, or a block of bytes whose length is
specified by a length byte.
8.5.2.4 Fault Monitoring
Registers (78h) STATUS_BYTE, (79h) STATUS_WORD, (7Ah) STATUS_VOUT of the PMBus specification
describe fault monitoring for PMBus devices. The TPS65400-Q1 only supports reporting faults. Fault conditions
are set in the corresponding status register and the host or power system manager can poll it. Any bits set in the
status register remain set even if the fault condition is removed or corrected. The fault bits in the status register
remain set until one of the following occur:
38
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
•
•
•
SLVSCQ2 – JULY 2015
The device receives a CLEAR_FAULTS command.
A RESET signal is asserted by either issuing a SOFT_RESET or by asserting/deasserting the CE terminal.
Bias power is removed from the PMBus device.
Fault Handling describes fault thresholds and specific response behaviors.
8.5.3 PMBus Core Commands
These PMBus core commands are defined in the PMBus Specification. This section describes details that are
unique to the TPS65400-Q1 implementation.
8.5.3.1 (00h) PAGE
The PAGE command provides the ability to configure, control, and monitor multiple outputs on a single
TPS65400-Q1 using a single PMBus physical address. All subsequent commands that depend on PAGE are
applied to the rail selected by the PAGE command.
Rails are numbered starting with one, while pages are numbered starting at 0. Table 8 shows the relationship
between the PMBus PAGE value and the rail number.
Table 8. PAGE Data Byte Contents
BITS
7:0
NAME
DEFAULT
VALUE
READ / WRITE
PAGE
R/W
OUTPUT RAIL
0x00
SW1
0x01
SW2
0x02
SW3
0x03
SW4
0x04 to 0xFE
Invalid
—
—
0xFF
All
—
—
0xFF
PAIRING
CURRENT
SHARING
RELATIONSHIP
VALUE
SW1-SW2
SW3-SW4
Master
Slave
Master
Slave
On the TPS65400-Q1, current share is organized in pairs (PAGE = 0x00, 0x01 and PAGE = 0x02, 0x03). When
current sharing mode is detected on a particular pair, the slave PAGE is invalid and the slave’s default settings
follow that of its master PAGE. The only exception is that the slave switcher PWM will be a fixed 180° phase-shift
from its master (see (D7h) FREQUENCY_PHASE). Additionally, the ISHARE bit will be asserted (see (D6h)
IOUT_MODE).
(00h) PAGE of the register map describes the PAGE command in more detail.
NOTE
The PAGE parameter is not stored in the default store in data flash.
8.5.3.2 (01h) OPERATION
The OPERATION command in conjunction with input from the enable pins ENSWx is used to turn on or off
(enable or disable) the currently selected switching regulator as determined by the current PAGE. Margins are
not supported. Data byte contents are given in Table 9.
Table 9. Operation Data Byte Contents
PAGE SUPPORT
BITS [7:6]
BITS [5:4]
BITS [3:2]
BITS [1:0]
SEQUENCIN
G
OUTPUT ON OR OFF
DELAY
0x00 to 0x03,
0xFF
00
XX
XX
XX
No
Immediate off
None
0x00 to 0x03
01
XX
XX
XX
No
Soft off
tOFF_DELAY
0xFF
01
XX
XX
XX
Yes
Soft off
tOFF_DELAY
0x00 to 0x03
10
00
XX
XX
No
On with soft-start
(default)
tON_DELAY
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
39
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 9. Operation Data Byte Contents (continued)
PAGE SUPPORT
BITS [7:6]
BITS [5:4]
BITS [3:2]
BITS [1:0]
SEQUENCIN
G
OUTPUT ON OR OFF
DELAY
0xFF
10
00
XX
XX
Yes
On with soft-start
(default (1))
tON_DELAY
(1)
This is also the default behavior upon reset with active ENABLE selected (see (D2h) PIN_CONFIG_00)
Input from the enable pin overrides the off state of the corresponding output. The pin function configuration
command PIN_CONFIG_00 can accept or ignore enable pins as well as disable OPERATION sequencing
command support (see (01h) OPERATION). If the OPERATION state is on, and PIN_CONFIG_00 is set to
accept enable pins, action from enable pins would result in a delay specified by TON_TOFF_DELAY. Figure 31
shows how the on/off states are triggered.
Immediate OFF
OPERATION [7:4]
PIN_CONFIG_00 [1:0]
PIN_CONFIG_00
and
OPERATION
Logic
Soft OFF or ON
Delay
Block
ON/OFF
Fault
Logic
ENABLE Pin
Figure 31. On/Off Configuration (Per Output)
When a fault occurs, the output state will turn OFF and possibly attempt to turn ON repeatedly for persistent
faults. Specific fault response behaviors are described in Fault Handling.
NOTE
TI recommends that if OPERATION is to be used exclusively, all outputs should be set to
the same order and enable pins should be ignored (see (D5h) SEQUENCE_ORDER, and
(D2h) PIN_CONFIG_00).
The OPERATION parameter is not stored in the default store in data flash.
8.5.3.3 (03h) CLEAR_FAULTS
The CLEAR_FAULTS command clears all faults for the selected output. If PAGE 0xFF is selected, all faults for
all PAGE outputs are cleared.
NOTE
POWER_GOOD_N and OFF indicate the current state of the outputs and cannot be
cleared.
8.5.3.4 (10h) WRITE_PROTECT
The WRITE_PROTECT command disables writes on the PMBus. It has one data byte, described in Table 10.
Table 10. WRITE_PROTECT Command Data Byte Contents
DATA BYTE VALUE
40
MEANING
1000 0000
Disable all writes except to the WRITE_PROTECT command
0100 0000
(default)
Disable all writes except to the WRITE_PROTECT, OPERATION, and PAGE commands
0010 0000
Disable all writes except to the WRITE_PROTECT, OPERATION, PAGE, and VREF_COMMAND commands
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 10. WRITE_PROTECT Command Data Byte Contents (continued)
DATA BYTE VALUE
MEANING
0000 0000
Enable writes to all commands
If an invalid command is received, a communications fault is set. WRITE_PROTECT does not protect against
CLEAR_FAULTS. The user is able to CLEAR_FAULTS anytime regardless of the WRITE_PROTECT state.
This command has no PAGE support.
NOTE
The WRITE_PROTECT parameter is not stored in the default store in data flash.
8.5.3.5 (11h) STORE_DEFAULT_ALL
The STORE_DEFAULT_ALL command saves the PMBus parameters from operating memory into the default
store in data flash (EEPROM). The TPS65400-Q1 uses the most recently written set of default store values at
startup. The maximum time it takes for the data flash to be written is 70 ms.
This command has no PAGE support.
NOTE
The OPERATION, PAGE, and WRITE_PROTECT parameters are not stored in the default
store in data flash.
CAUTION
When STORE_DEFAULT_ALL is issued, operating memory should not be written to
during the save.
8.5.3.6 (19h) CAPABILITY
The CAPABILITY command is a read-only command.
This command has no PAGE support.
Table 11. CAPABILITY COMMAND Data Byte Contents
BIT
READ / WRITE
DEFAULT VALUE
MEANING
7
R
1
Packet error checking is supported
6:5
R
01
Maximum supported bus speed is 400 kHz
4
R
0
Device does not have a SMBALERT pin and does not support the SMBus alert
response protocol
3:0
R
0000
Reserved
8.5.3.7 (78h) STATUS_BYTE
The STATUS_BYTE command is a read-only command. Write mask is not supported. The bits are listed in
Table 12.
Table 12. STATUS_BYTE Data Byte Contents
PAGE SUPPORT
BIT
NAME
READ / WRITE
DEFAULT
VALUE
MEANING
—
7
Not supported
R
0
—
Yes
6
OFF
R
—
Output is off
Yes
5
VOUT_OV
R
—
Output overvoltage fault
Yes
4
IOUT_OC
R
—
Output overcurrent fault
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
41
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 12. STATUS_BYTE Data Byte Contents (continued)
PAGE SUPPORT
BIT
NAME
READ / WRITE
DEFAULT
VALUE
MEANING
No
2
TEMPERATURE
R
—
Overtemperature fault
—
3
Not supported
R
0
—
No
1
CML
R
—
Invalid command code, data, or packet
Yes
0
NONE OF THE
ABOVE
R
—
A fault or warning not listed in bits [7:1] has
occurred
Overtemperature fault and CML is independent of PAGE. When there is PAGE support, the meaning of the bits
applies only for the selected output PAGE. For PAGE = 0xFF, STATUS_BYTE is a logical OR of all PAGE =
0x00 to 0x03 STATUS_BYTE values.
An exception to NONE OF THE ABOVE is that the MFR bit in STATUS_WORD is ignored due to no PAGE
support.
PAGE support is for outputs 0x00 to 0x03, 0x0FF.
8.5.3.8 (79h) STATUS_WORD
The STATUS_WORD command is a read-only command. Write mask is not supported. Only the parameters in
Table 13 are supported.
Table 13. STATUS_WORD Data Word Contents (Upper Byte)
PAGE SUPPORT
BIT
Yes
7
—
—
NAME
READ / WRITE
DEFAULT
VALUE
MEANING
VOUT
R
—
Output voltage fault set if any bit in
STATUS_VOUT is asserted (for the same page)
6
Not supported
R
0
—
5
Not supported
R
0
—
No
4
MFR
R
—
Set if any bit in STATUS_MFR_SPECIFIC is
asserted
Yes
3
POWER_GOOD_N
R
—
Output voltage is within PGOOD range, negated
—
2
Not supported
R
0
—
—
1
Not supported
R
0
—
—
0
Not supported
R
0
—
The lower byte of STATUS_WORD is STATUS_BYTE.
The MFR bit is independent of PAGE. When there is PAGE support, the meaning of the bits applies only for the
selected output PAGE. For PAGE = 0xFF, STATUS_WORD is a logical OR of all PAGE = 0x00 to 0x03
STATUS_WORD values.
PAGE support is for outputs 0x00 to 0x03, 0x0FF.
8.5.3.9 (7Ah) STATUS_VOUT
The STATUS_VOUT command is a read-only command. Write mask is not supported. Only the parameters in
Table 14 are supported.
Table 14. STATUS_VOUT Data Byte Contents
BIT
42
READ / WRITE
DEFAULT VALUE
7
VOUT_OV
NAME
R
—
VOUT overvoltage fault
6
Not supported
R
0
—
5
Not supported
R
0
—
4
VOUT_UV
R
—
VOUT undervoltage fault
3
Not supported
R
0
—
2
Not supported
R
0
—
Submit Documentation Feedback
MEANING
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 14. STATUS_VOUT Data Byte Contents (continued)
BIT
READ / WRITE
DEFAULT VALUE
1
Not supported
NAME
R
0
—
MEANING
0
Not supported
R
0
—
STATUS_VOUT shows the voltage output status for the PAGE selected output. For PAGE = 0xFF,
STATUS_VOUT is a logical OR of all PAGE = 0x00-0x03 STATUS_ VOUT values. VOUT_OV in
STATUS_VOUT is identical to VOUT_OV in STATUS_BYTE for the same PAGE.
PAGE support is for outputs 0x00 to 0x03, 0x0FF.
8.5.3.10 (80h) STATUS_MFR_SPECIFIC
The STATUS_MFR_SPECIFIC command is a read-only command. Write mask is not supported. Only the
parameters in Table 15 are supported.
Table 15. STATUS_MFR_SPECIFIC Data Byte Contents
BIT
NAME
READ /
WRITE
DEFAULT
VALUE
MEANING
7
Not supported
R
0
—
6
Not supported
R
0
—
5
Not supported
R
0
—
4
Not supported
R
0
—
3
POWER_GOOD4_N
R
—
SW4 output voltage is within PGOOD range, negated
2
POWER_GOOD3_N
R
—
SW3 output voltage is within PGOOD range, negated
1
POWER_GOOD2_N
R
—
SW2 output voltage is within PGOOD range, negated
0
POWER_GOOD1_N
R
—
SW1 output voltage is within PGOOD range, negated
STATUS_MFR_SPECIFIC reports the individual output negated PGOODs. These bit values also can be
retrieved from POWER_GOOD_N if an individual output is selected through PAGE.
This command has no PAGE support.
8.5.3.11 (98h) PMBUS_REVISION
The PMBUS_REVISION command is a read-only command.
Table 16. PMBUS_REVISION Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
MEANING
7:4
Part I revision
R
0010
Supports version 1.2
3:0
Part II revision
R
0010
Supports version 1.2
This command has no PAGE support.
8.5.3.12 (ADh) IC_DEVICE_ID
The IC_DEVICE_ID command is a read-only block command and returns the ASCII characters of the part
number TPS65400-Q1.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
43
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 17. IC_DEVICE_ID Data Block Contents
BYTE
DEFAULT VALUE
ASCII VALUE
7
0x30
0
6
0x33
3
5
0x34
4
0x36
6
3
0x32
2
2
0x4D
M
1
0x4C
L
0x07
—
4
NAME
READ / WRITE
IC_DEVICE_ID
0
R
Length byte
R
This command has no PAGE support.
8.5.3.13 (AEh) IC_DEVICE_REV
The IC_DEVICE_REV command is a read-only block command and returns the 2-byte device code of the part.
The device code is identical to the 2-byte DEVICE_CODE. Refer to DEVICE_CODE for details (see (FCh)
DEVICE_CODE).
Table 18. IC_DEVICE_REV Data Block Contents
BYTE
NAME
READ / WRITE
DEFAULT VALUE
2:1
DEVICE_CODE
R
See DEVICE_CODE
0
Length byte
R
0x02
This command has no PAGE support.
8.5.4 Manufacturer-Specific Commands
8.5.4.1 (D0h) USER_DATA_BYTE_00
The USER_DATA_BYTE_00 command contains 8 bits for reading and writing user-defined data. Upon issuing
STORE_DEFAULT_ALL, contents of this command are saved to the default store in data flash.
Table 19. USER_DATA_BYTE_00 Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
7:0
USER_DATA_BYTE_00
R/W
0x00
This command has no PAGE support.
8.5.4.2 (D1h) USER_DATA_BYTE_01
The USER_DATA_BYTE_01 command contains 7 bits, USER_DATA_BITS_01, for reading and writing userdefined data. Upon issuing STORE_DEFAULT_ALL, contents of this command are saved to the default store in
data flash.
The most significant bit, STORED, is a read-only bit that indicates whether the user has written to the default
store through STORE_DEFAULT_ALL. This indicator bit cannot be cleared.
Table 20. USER_DATA_BYTE_01 Data Byte Contents
44
BITS
NAME
READ / WRITE
DEFAULT VALUE
7
STORED
R
0
6:0
USER_DATA_BYTE_01
R/W
0000000
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
This command has no PAGE support.
8.5.4.3 (D2h) PIN_CONFIG_00
The PIN_CONFIG_00 command selects pin function and behavior for enable pins ENSWx and the global
PGOOD pin.
ENABLE_PIN_CONFIG selects between active ENABLE, inactive ENABLE, or single ENABLE behavior for
ENSWx pins.
• When active ENABLE is selected, each pin in conjunction with OPERATION controls its respective switcher
on/off. For details, see (01h) OPERATION and (DDh) TON_TOFF_DELAY.
• When inactive ENABLE is selected, the state of all ENSWx pins is ignored.
• When single ENABLE is selected, ENSW1 pin acts as a sequence start and sequence stop pin, with all other
ENSWx pins ignored. This allows the device to emulate classic sequencing behavior. A start sequence
begins when ENSW1 is asserted, and a stop sequence begins when ENSW1 is deasserted. If ENSW1 were
to de-assert before a start sequence were complete, a stop-sequence would begin immediately.
PGOOD_PIN_CONFIG sets the function of the global PGOOD pin.
• By default, the global PGOOD pin is configured to output a logical AND of each individual power supply’s
PGOOD. If all supplies were to turn off, the global PGOOD pin would be de-asserted.
• The global PGOOD pin can be selected to output the status of any individual power supply’s PGOOD, or any
OR/AND combination thereof. If an individual supply’s PGOOD#_MASK bit is masked, its PGOOD status
would be masked from the global PGOOD pin. If all PGOOD#_MASK pins were masked, the output of the
global PGOOD pin would be at logic zero regardless of the PGOOD_LOGIC selected.
• PGOOD#_MASK only applies to the output pin logic and does not affect STATUS_WORD or sequencing.
Table 21. PIN_CONFIG_00 Data Byte Contents
NAME
READ /
WRITE
DEFAULT
VALUE
BINARY
VALUE
7
—
R
0
—
—
6
PGOOD_PIN_CONFIG
: PGOOD_LOGIC
R/W
0
0
AND of all unmasked PGOODs
1
OR of all unmasked PGOODs
5
PGOOD_PIN_CONFIG
: PGOOD4_MASK
R/W
1
0
PGOOD4 is masked
1
PGOOD4 is unmasked
R/W
1
0
PGOOD3 is masked
1
PGOOD3 is unmasked
0
PGOOD2 is masked
1
PGOOD2 is unmasked
0
PGOOD1 is masked
1
PGOOD1 is unmasked
00
Active ENABLE
Enable pins ENSWx control each
switcher independently
01
Inactive ENABLE
All enable pins ENSWx are
ignored
1X
Single ENABLE
ENSW1 starts and stops
sequencing. All other enable pins
are ignored.
BITS
4
PGOOD_PIN_CONFIG
: PGOOD3_MASK
3
PGOOD_PIN_CONFIG
: PGOOD2_MASK
R/W
1
2
PGOOD_PIN_CONFIG
: PGOOD1_MASK
R/W
1
1:0
ENABLE_PIN_CONFI
G
R/W
00
MEANING
PINS AFFECTED
—
Global PGOOD pin
ENSW# pins
Table 22 shows example configurations for PGOOD_PIN_CONFIG.
Table 22. PGOOD_PIN_CONFIG Example Configurations
PGOOD_PIN_CONFIG BINARY VALUE
01111 (default)
GLOBAL PGOOD PIN
PGOOD1 and PGOOD2 and PGOOD3 and PGOOD4
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
45
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 22. PGOOD_PIN_CONFIG Example Configurations (continued)
PGOOD_PIN_CONFIG BINARY VALUE
GLOBAL PGOOD PIN
11111
PGOOD1 or PGOOD2 or PGOOD3 or PGOOD4
00101
PGOOD1 and PGOOD3
X0001
PGOOD1
X0010
PGOOD2
X0100
PGOOD3
X1000
PGOOD4
This command has no PAGE support.
CAUTION
Changing PIN_CONFIG_00 during normal operation has no effect. The configuration
can only be modified by storing into EEPROM and then reloading the configuration
upon reset.
8.5.4.4 (D3h) PIN_CONFIG_01
PIN_CONFIG_01 command selects pin function and behavior for the selected output’s SSx/PG pin.
SSPG_PIN_CONFIG sets the selected power supply’s SSx/PG pin to a soft-start time input pin or a power good
output pin.
• When selected as soft-start time input pin SSx, the internal soft-start ramp rate TON_TRANSITION_RATE is
ignored. A 5-µA current source will be connected internally and an external capacitor can be used to set the
soft-start delay.
• When selected as a power good output pin PG (PGOOD), the pin outputs the status of the selected power
supply’s power good.
Table 23. PIN_CONFIG_01 Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT
VALUE
BINARY VALUE
MEANING
PINS AFFECTED
7:1
—
R
0000000
—
—
—
0
SSPG_PIN_CON
FIG
R/W
0
0
SSx pin
SSx/PG pin
1
PG pin
PAGE support is for outputs 0x00 through 0x03.
CAUTION
Changing PIN_CONFIG_01 during normal operation will have no effect. The
configuration can only be modified by storing into EEPROM and then reloading the
configuration upon reset.
8.5.4.5 (D4h) SEQUENCE_CONFIG
The SEQUENCE_CONFIG command determines sequencing behavior.
START_PGOOD determines whether the next output in sequence looks at the previous output’s PGOOD before
turning on. For turning on, the previous output’s PGOOD must be good. For the first in sequence, there is no
PGOOD reference so START_PGOOD for those particular switchers are ignored. START_PGOOD applies to all
switchers.
46
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 24. SEQUENCE_CONFIG Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
BINARY VALUE
MEANING
7:1
—
R
0000000
—
—
0
START_PGOOD
R/W
0
0
PGOOD is checked
1
PGOOD is ignored
This command has no PAGE support.
CAUTION
TI does not recommend changing SEQUENCE_CONFIG during start sequencing or
stop sequencing.
8.5.4.6 (D5h) SEQUENCE_ORDER
The SEQUENCE_ORDER command determines the order in which each output starts and stops. If two or more
supplies are assigned the same sequence number, they start/stop at the same time. If sequencing is not used,
all sequence bits should be set to the same value. For PGOOD sequencing options, see (D4h)
SEQUENCE_CONFIG.
Table 25. SEQUENCE_ORDER Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
BINARY VALUE
VALUE
7:4
—
R
0000
—
—
—
3:2
STOP_ORDER
R/W
00
00
1 (first to stop)
01
2
Stop sequence
order number
1:0
START_ORDER
R/W
00
10
3
11
4 (last to stop)
00
1 (first to start)
01
2
10
3
11
4 (last to start)
MEANING
Start sequence
order number
CAUTION
TI does not recommend changing SEQUENCE_ORDER during start sequencing or
stop sequencing.
PAGE support is for outputs 0x00 to 0x03.
8.5.4.7 (D6h) IOUT_MODE
The IOUT_MODE command configures the selected output to be:
• Operating in CCM
• Operating in Mixed CCM/DCM
There is a read-only bit, IOUT_SHARE, that indicates that the current selected output:
• Shares its current
• Does not share its current
On the TPS65400-Q1, current share is organized in pairs (PAGE = 0x00, 0x01 and PAGE = 0x02, 0x03). When
current sharing mode is detected on a particular pair, the slave PAGE is invalid and the slave’s default settings
follow that of its master PAGE. The only exception is that the slave switcher PWM is a fixed 180° phase-shift
from its master (see (D7h) FREQUENCY_PHASE).
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
47
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Table 26. IOUT_MODE Data Byte Contents
(1)
BITS
NAME
READ / WRITE
DEFAULT VALUE
BINARY VALUE
MEANING
7:2
—
R
000000
—
—
1
IOUT_SHARE
R
—
0
CCM
R/W
1
0
Current is not shared
1 (1)
Current is shared (1)
0
Mixed CCM/DCM
1
CCM
This bit is only observable from the master PAGEs (see (00h) PAGE).
PAGE support is for outputs 0x00 through 0x03.
CAUTION
Changing IOUT_MODE during normal operation has no effect. The configuration can
only be modified by storing into EEPROM and then reloading the configuration upon
reset.
8.5.4.8 (D7h) FREQUENCY_PHASE
The FREQUENCY_PHASE command sets the output switching frequency and phase of the selected output. The
switching frequency is a quotient from the division of the master clock, FOSC, by the selected divisor CLK_DIV.
PHASE_DELAY determines the phase shift as a multiple of the internal PLL period, which is scaled at 4× less
than the master clock period 1 / FOSC.
Table 27. FREQUENCY_PHASE Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
BINARY VALUE
VALUE
MEANING
7
—
R
0
—
—
—
6:2
1:0
PHASE_DELAY
CLK_DIV
R/W
See Table 28
R/W
00
00000
0
00001
1 / (4 × FOSC)
..
..
11110
30 / (4 × FOSC)
11111
31 / (4 × FOSC)
00
FOSC / 1
01
FOSC / 2
10
FOSC / 4
11
FOSC / 8
Switching delay time
(phase)
Switching frequency
Table 28. PHASE_DELAY Default Data Bit Values
PAGE
PHASE_DELAY BINARY VALUE
0x00
00000
0
0x01
00010
180
0x02
00001
90
0x03
00011
270
The phase shift in degrees is calculated by Equation 5.
PHASE _ DELAY
Phase shift
(degrees)
2CLK _ DIV
PHASE SHIFT (°)
(5)
When current sharing mode is detected on a particular pair, the slave PAGE is invalid and the slave’s default
settings follow that of its master PAGE. The only exception is that the slave switcher PWM is a fixed 180° phaseshift from its master. Additionally, the ISHARE bit is asserted (see (D6h) IOUT_MODE).
PAGE support is for outputs 0x00 through 0x03.
48
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
CAUTION
Changing the FREQUENCY_PHASE during normal operation has no effect. The
configuration can only be modified by storing into EEPROM and then reloading the
configuration upon reset.
8.5.4.9 (D8h) VREF_COMMAND
The VREF_COMMAND command sets the voltage reference (VREF) for the selected output. Values range from
0.6 to 1.87 V with a bit resolution of 10 mV per LSB.
Table 29. VREF_COMMAND Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
7
—
R
0
6:0
VREF_COMMAND
R/W
0010100
BINARY VALUE
VALUE
MEANING
—
—
—
0000000
0.60 V
0000001
0.61 V
…
…
0010100
0.8 V
…
…
1111110
1.86 V
1111111
1.87 V
Reference voltage
The voltage reference can be changed while one or more voltage outputs are enabled. To reduce the effect of
large transient steps, digital slew rate limiting is implemented. The larger the change in the voltage reference, the
greater the delay that is incurred as the voltage steps toward the new reference. For details, see (DFh)
VREF_TRANSITION_RATE.
Faults are blanked during transition. A 100-s fault blanking time results after a transition completes.
PAGE support is for outputs 0x00 through 0x03.
8.5.4.10 (D9h) IOUT_MAX
The IOUT_MAX command sets the current limit for the selected output.
Table 30. IOUT_MAX Data Byte Contents, PAGE = 0x00, 0x01
BITS
NAME
READ / WRITE
DEFAULT
VALUE
7:3
—
R
00000
2:0
IOUT_MAX
R/W
BINARY VALUE
VALUE
MEANING
—
—
—
000
2A
001
3A
010
4A
011
5A
1XX
6A
100
Current limit
Table 31. IOUT_MAX Data Byte Contents, PAGE = 0x02, 0x03
BITS
NAME
READ / WRITE
DEFAULT
VALUE
7:2
—
R
000000
1:0
IOUT_MAX
R/W
BINARY VALUE
11
VALUE
MEANING
—
—
—
00
0.5 A
01
1A
10
2A
11
3A
Current limit
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
49
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
The limit set by the IOUT_MAX byte sets both the high-side and low-side current limit.
PAGE support is for outputs 0x00 through 0x03.
8.5.4.11 (DAh) USER_RAM_00
The USER_RAM_00 command is a reset notification status. Upon any RESET condition, the device clears this
value to 0x00. This value can only be set to 0x01 by the PMBus master.
Table 32. USER_RAM_00 Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
7:1
—
R
0000000
0
USER_RAM_00
R/W
0
This command has no PAGE support.
8.5.4.12 (DBh) SOFT_RESET
The SOFT_RESET command triggers a software reset of the device. It is equivalent to sending an assertdeasserting pulse to the CE pin. Consequently, all switchers turn off and all faults are cleared.
This command has no PAGE support.
8.5.4.13 (DCh) RESET_DELAY
The RESET_DELAY command sets the delay time before any switcher can begin its soft-start after CE is
asserted. Thus, if the turn-on sequence or an individual switcher is enabled before this delay is over, no action
occurs until the delay is completed. After this delay period is passed, enabling the turn-on sequence of an
individual switcher would have an immediate effect subject to the tON_DELAY and soft-start time.
Table 33. RESET_DELAY Data Byte Contents (1)
BITS
NAME
READ / WRITE
DEFAULT
VALUE
7:3
—
R
00000
2:0
(1)
(2)
RESET_DELAY
R/W
BINARY VALUE
000
VALUE
MEANING
—
—
—
000
1 ms (2)
001
50 ms
010
100 ms
011
250 ms
100
500 ms
101
1000 ms
110
1500 ms
111
2000 ms
Reset delay time
All the delay times are subject to the delay between the rising edge of CE and the stabilizing delay time of the VDDD supply, which can
be up to 1.1 ms, depending on the bypass capacitor sizing for these rails. The RESET_DELAY in the table is in addition to this power-up
delay and has an accuracy of ±62.5 μs.
When setting the RESET_DELAY to 1 ms, TI recommends that the tON_DELAY for the outputs starting up first be greater than 5 ms.
Because, the COMP pin precharge starts at the same time as the RESET_DELAY. If RESET_DELAY is 1 ms, and tON_DELAY is 0 ms,
then the COMP pin precharge may not stabilize before the switcher soft-start begins. The time needed to stabilize the COMP pin
precharge depends on the RC compensation values connected to the COMP pin.
This command has no PAGE support.
8.5.4.14 (DDh) TON_TOFF_DELAY
The TON_TOFF_DELAY command sets the delay times after receiving an on or off command for the selected
output to begin turning on or off.
TON_DELAY of this command are lexically equivalent to TON_DELAY. If TON_DELAY is set to 0 ms, the device
would begin turning on immediately. If TOFF_DELAY is set to 0 ms, the device would begin turning off
immediately.
50
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 34. TON_TOFF_DELAY Data Byte Contents
BITS
NAME
READ /
WRITE
DEFAULT
VALUE
BINARY VALUE
VALUE
MEANING
7:6
—
R
00
—
—
—
5:3
TON_DELAY
R/W
010
000
0 ms
Delay time before starting
001
1 ms
010
5 ms
2:0
TOFF_DELAY
R/W
000
011
25 ms
100
100 ms
101
500 ms
110
1000 ms
111
2000 ms
000
0 ms
001
1 ms
Delay time before stopping
010
5 ms
011
25 ms
100
100 ms
101
500 ms
110
1000 ms
111
2000 ms
These delays are always in effect including when the outputs are internally or externally sequenced, or arbitrarily
turned on or off. The only exceptions are:
• The device receives an immediate OFF from the OPERATION command.
• The device turns its output off internally (such as in a fault condition).
PAGE support is for outputs 0x00 through 0x03.
8.5.4.15 (DEh) TON_TRANSITION_RATE
The TON_TRANSITION_RATE command sets the soft-start ramp rate for the selected output. This command is
ignored by default because soft-start is set externally through the SSx/PG pin. Only when the SSx/PG pin is
configured as PG through PIN_CONFIG_01 will TON_TRANSITION_RATE determine the soft-start rate.
The soft-start ramp rate refers to the rate at which the reference voltage is increased. The time to complete the
soft-start can be calculated from the target reference voltage as Equation 6.
Vref
t ss
Soft start ramp rate
(6)
For example, if VREF is set to 0.6 V and the default soft-start ramp rate of 0.5 V/ms is selected, then the softstart time would be 1.2 ms. If VREF is set to 1 V and the soft-start ramp rate of 0.25 V/ms is selected, then the
soft-start time would be 4 ms.
Table 35. TON_TRANSITION_RATE Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT
VALUE
BINARY VALUE
VALUE
MEANING
7:2
—
R
000000
—
—
—
00
2 V/ms
1:0
TON_RAMP_RATE
R/W
10
01
1 V/ms
10
0.5 V/ms
11
0.25 V/ms
Soft-start ramping rate
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
51
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
PAGE support is for outputs 0x00 through 0x03.
8.5.4.16 (DFh) VREF_TRANSITION_RATE
The VREF_TRANSITION_RATE command determines the stepping rate and stepping size when dynamically
switching the reference voltage VREF of the selected output.
Table 36. VREF_TRANSITION_RATE Data Byte Contents
BITS
NAME
READ / WRITE
DEFAULT
VALUE
BINARY VALUE
VALUE
MEANING
7
VREF_RAMP_ENABLE
R/W
1
0
—
Ramping disabled
1
—
Ramping enabled
6
—
R
0
—
—
—
5:3
VREF_RAMP_TIMESTEP
R/W
011
000
1 µs
001
2 µs
Delay time per ramping
step
010
3 µs
011
4 µs
100
6 µs
2:0
VREF_RAMP_BITSTEP
R/W
000
101
8 µs
110
12 µs
111
16 µs
See Table 37
See Table 37
Ramp up and ramp
down LSB increments /
decrements
Table 37. VREF_RAMP_BITSTEP Data Bit Values
VREF_RAMP_BITSTEP BINARY VALUE
RAMP UP (LSB increments)
RAMP DOWN (LSB decrements)
000 (default)
1
1
001
2
1
010
4
2
011
6
3
100
8
4
101
10
5
110
12
6
111
16
8
VREF_RAMP_BITSTEP sets the amount of voltage reference bits to ramp up and ramp down per
VREF_RAMP_TIMESTEP time. During ramping, if the target step is less than or equal to the
VREF_RAMP_BITSTEP setting, ramping reduces to a fine voltage step of 1 LSB per VREF_RAMP_TIMESTEP
time until the target voltage has been reached. For the actual voltage change per LSB, refer to (D8h)
VREF_COMMAND.
PAGE support is for outputs 0x00 through 0x03.
8.5.4.17 (F0h) SLOPE_COMPENSATION
The SLOPE_COMPENSATION command modifies control loop compensation parameters to compensate for
inductor ripple current harmonics from switching.
Table 38. SLOPE_COMPENSATION Data Byte Contents
52
BITS
NAME
READ / WRITE
DEFAULT
VALUE
BINARY VALUE
VALUE
MEANING
7:2
—
R
000000
—
—
—
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
Table 38. SLOPE_COMPENSATION Data Byte Contents (continued)
BITS
1:0
NAME
READ / WRITE
SLOPE_COMPENSATION
DEFAULT
VALUE
R/W
BINARY VALUE
VALUE
00
45 mV/µs
01
01
70 mV/µs
10
100 mV/µs
11
145 mV/µs
MEANING
Slope
compensation
The default slope compensation will be adequate for most applications. The equivalent current slope
compensation ramp on the inductor can be found by the following formula:
ΔIL = –Gmps × SLcomp
(A/S)
(7)
Where Gmps is the current sense gain of the peak current control to COMP voltage in Amps per Volt and
SLcomp is the slope compensation voltage expressed in the table above.
Ideal slope compensation is achieved when:
V
'IL ! out
L
(8)
PAGE support is for outputs 0x00 through 0x03.
8.5.4.18 (F1h) ISENSE_GAIN
The ISENSE_GAIN command modifies the current sense Gmps of the feedback loop for the selected output.
(F0h) SLOPE_COMPENSATION describes the equivalent current slope compensation ramp on the inductor.
Table 39. ISENSE_GAIN Data Byte Contents, PAGE = 0x00, 0x01
BITS
NAME
READ / WRITE
DEFAULT VALUE
BINARY VALUE
VALUE
7:2
—
R
000000
—
—
—
1:0
ISENSE_GAIN
R/W
01
00
20 A/V
Current sense gain
01
10 A/V
10
5 A/V
11
2.5 A/V
MEANING
Table 40. ISENSE_GAIN Data Byte Contents, PAGE = 0x02, 0x03
BITS
NAME
READ / WRITE
DEFAULT VALUE
BINARY VALUE
VALUE
7:2
—
R
000000
—
—
—
1:0
ISENSE_GAIN
R/W
01
00
10 A/V
Current sense gain
01
5 A/V
10
2.5 A/V
11
1.25 A/V
MEANING
PAGE support is for outputs 0x00 through 0x03.
8.5.4.19 (FCh) DEVICE_CODE
The DEVICE_CODE command returns a 2-byte read-only device code. For the TPS65400-Q1, this is 0x00FX,
where 'X' is the revision/version number. This command has no PAGE support.
Table 41. DEVICE_CODE Data Word Contents
BITS
NAME
READ / WRITE
DEFAULT VALUE
15:4
DEVICE_CODE_ID
R
0x00F
3:0
DEVICE_CODE_REV
R
X
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
53
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The TPS65400-Q1 PMU is designed to support the trend towards smaller space-constrained systems, which
require high-efficiency to limit power dissipation in a closed environment. The TPS65400-Q1 is intended to
provide a complete highly-efficiency power management solution in a small form factor while providing maximum
control through the I2C bus and ease of use.
The TPS65400-Q1 can support input voltages from 4.5 to 18 V, allowing it to be used in systems powered from a
single 5- or 12-V intermediate power bus. High system power conversion efficiency is achieved by providing a
single-stage conversion from, for example, the 12-V input voltage to the high-current voltage rails required by the
digital circuits.
The two buck regulators SW1 and SW2 can provide an output voltage in the range of 0.6 V to 90%Vin and up to
4-A peak continuous current.
The two buck regulators SW3 and SW4 can provide an output voltage in the range of 0.6 V to 90%Vin and up to
2-A peak continuous current. (1) (2)
(1)
(2)
54
ESD using the human body model, which is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each terminal.
Maximum sustainable DC current depends on ambient temperature and IC power dissipation (see Thermal Information)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
9.2 Typical Applications
9.2.1 Internal Operation Typical Application
ENSW1
PVIN1
ENSW2
12 V
CB1
ENSW3
ENSW4
SW1
SS1/PG1
PGND1
SS2/PG2
VFB1
SS3/PG3
CORE
PVIN2
12 V
SS4/PG4
CB2
PGOOD (Global)
PGOOD
SW2
VDDD
VDDD
PGND2
SDA
I2C Master
CORE
VDDD
TPS65400-Q1
SCL
VFB2
VDDD
I2CALERT
PVIN3
I2CADDR
CB3
RCLOCK_SYNC
Host
(Optional)
SW3
CLK_OUT
VDDD
ASIC/FPGA
12 V
Memory
PGND (Thermal Pad)
RST_N
VFB3
CE
PVIN4
12 V
12 V
VIN
CB4
PLL
VDDD
VDDA
SW4
VDDG
PGND (Thermal Pad)
AGND
VFB4
COMP3
COMP1
COMP4
COMP2
I/O
Figure 32. Typical Application Schematic
9.2.1.1 Design Requirements
Table 42 lists PMBus commands to configure this device.
Table 42. PMBus Commands Used for Internal Operation
(1)
COMMAND NAME
CODE
NAME
BITS
PAGE
00h
—
7:0
Selects output rail
COMMENT
STORE_DEFAULT_ALL
11h
—
—
Save settings as default
PIN_CONFIG_00
D2h
PIN_CONFIG_01
SEQUENCE_CONFIG
PGOOD_PIN_CONFIG
6:2
Configure PGOOD pin to mask PGOOD4
ENABLE_PIN_CONFIG (1)
1:0
Active ENABLE (manufacturer default)
D3h
SSPG_PIN_CONFIG
0
Set to PG for internal soft-start
D4h
START_PGOOD
0
Disable PGOOD dependence
START_ORDER
3:2
Start sequence order
STOP_ORDER
1:0
Stop sequence order
RESET_DELAY (1)
2:0
Reset delay time
SEQUENCE_ORDER
D5h
RESET_DELAY
DCh
Only necessary if the defaults have been overwritten since device manufacture
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
55
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
Typical Applications (continued)
Table 42. PMBus Commands Used for Internal Operation (continued)
COMMAND NAME
CODE
TON_TOFF_DELAY
DDh
TON_TRANSITION_RATE
DEh
NAME
BITS
TON_DELAY
5:3
Delay time before starting
COMMENT
TOFF_DELAY
2:0
Delay time before stopping
TON_RAMP_RATE
1:0
Internal soft-start ramping rate
To achieve the timing requirements shown in Table 42, an example configuration script is shown in Table 43.
Table 43. Example Configuration Script for Internal Operation
COMMAND NAME
CODE
WRITE BYTE
PAGE
00h
0xFF
Selects all
PIN_CONFIG_00
D2h
0x1C
PGOOD pin is a function of PGOOD1 and PGOOD2 and
PGOOD3
SEQUENCE_CONFIG
D4h
0x01
Disable PGOOD dependence
RESET_DELAY
(1)
COMMENT
DCh
0x02
100-ms reset delay
PAGE
00h
0x00
Selects SW1
PIN_CONFIG_01
D3h
0x01
Configure SS1/PG1 pin to PG1 for internal soft-start
SEQUENCE_ORDER
D5h
0x08
First to Start, third to Stop
TON_TOFF_DELAY
DDh
0x04
0-ms turn-on delay
100-ms turn-off delay
TON_TRANSITION_RATE
DEh
TON_RAMP_RATE
PAGE
00h
0x02
Selects SW3
PIN_CONFIG_01
D3h
0x01
Configure SS3/PG3 pin to PG3 for internal soft-start
SEQUENCE_ORDER
D5h
0x05
Second to start, second to stop
TON_TOFF_DELAY
DDh
0x23
100-ms turn-on delay
25-ms turn-off delay
TON_TRANSITION_RATE
DEh
TON_RAMP_RATE
PAGE
00h
0x01
Selects SW2
PIN_CONFIG_01
D3h
0x01
Configure SS2/PG2 pin to PG2 for internal soft-start
SEQUENCE_ORDER
D5h
0x02
Third to start, first to stop
TON_TOFF_DELAY
DDh
0x23
100-ms turn-on delay
25-ms turn-off delay
TON_TRANSITION_RATE
DEh
TON_RAMP_RATE
STORE_DEFAULT_ALL
11h
—
(1)
Internal soft-start ramping rate
Internal soft-start ramping rate
Internal soft-start ramping rate
Save settings as default
Only necessary if the defaults have been overwritten after device manufacture.
9.2.1.2 Detailed Design Procedure
9.2.1.2.1 Component Selection
9.2.1.2.1.1 Output Inductor Selection
Equation 9 gives the current ripple flowing in the inductor in CCM.
§
V ·
Vout u ¨ 1 out ¸
Vin ¹
©
L u fsw
'IL
where
•
•
•
•
56
ΔIL is the current ripple in the inductor.
Vout is the output voltage.
Vin is the input voltage of the converter.
L is the value of the inductor in henry.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
•
ƒSW is the switching frequency of the converter.
(9)
Typically, the value of L is chosen to have the ripple current be 0.1× to 0.3× the full-load current. Choose the
inductor so that the saturation current is higher than the maximum expected current plus half the current ripple at
maximum operating temperature.
9.2.1.2.1.2 Output Capacitor Selection
The output capacitor needs to be properly sized to reduce voltage ripple due to the switching action (ripple
voltage) and to reduce output voltage swings during transient load currents. Equation 10 gives the output voltage
ripple.
Vin Vout u Vout
'Vout _ ripple
¦sw 2 u & u / u 9in
(10)
Equation 11 gives the voltage variation during output current transients.
2
'Vout _ transient
'Iout _ transient u L
Co u Vout
(11)
9.2.1.2.2 Internal Operation With Some Switchers Disabled
For applications where the internal settings for sequencing and soft-start are sufficient, all used output rails
should have their enable terminals ENSWx tied high or floating and all unused output rails should have their
enable pins ENSWx tied low for the default active ENABLE setting of ENABLE_PIN_CONFIG. This prevents the
device from turning on an unused output by software default from an OPERATION ON request. This requirement
extends to unpowered switchers; if a pair of switchers is unused, then both ENSWx pins must be tied low.
9.2.1.2.3 Internal Operation With All Switchers Enabled
For applications where all outputs rails will be used, it is sufficient to leave all enable terminals ENSWx
disconnected and to set ENABLE_PIN_CONFIG to inactive.
9.2.1.2.4 Example Configuration
Figure 33 shows an internal sequencing schematic example where only switchers 1 to 3 are used for a set of
timing requirements. If the internal configuration and fault handling is sufficient, and provided that the user
configures the chip through SDA/SCL before placing it on a target board, then it is not necessary for a
supervisory and housekeeping host controller chip like a MCU or DSP to be connected to the TPS65400-Q1. In
such a case, digital terminals PGOOD, SSx/PG, SDA/SCL, I2CALERT, and CLK_OUT can be left unconnected
with no pull-ups required, during normal operation. RST_N can be tied directly to VDDD (no pull-up required).
I2CADDR can be tied directly to VDDD after programming. Control line CE can be left unconnected if the chip is
constantly powered after VIN is provided.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
57
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
CE
0+1a
100 ms
VOUT1
1b
3b
VOUT3
VOUT2
2b
25 ms 3c
3a
100 ms
2a
1c
25 ms 2c
100 ms
100 ms
PGOOD1
PGOOD3
PGOOD2
PGOOD
ON (default)
OPERATION
User-Issued Soft-OFF
PAGE = 0xFF
t
0. RESET_DELAY
a. TON_DELAY
1. SW1
2. SW2
3. SW3
b. VREF / TON_RAMP_RATE
c. TOFF_DELAY
PGOOD dependence disabled, switcher 4 disabled
Figure 33. Example Timing Diagram for Internal Sequencing
9.2.1.2.5 Unused Switchers
If the default setting active ENABLE of ENABLE_PIN_CONFIG is selected, ENSWx for unused switchers must
always be tied low.
9.2.1.3 Application Curves
Figure 34. Configurable Power-Up Sequence
58
Figure 35. Phase Shift Between Channels
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
1%
11
Vref3 Accuracy
Vref1 Accuracy
Vref2 Accuracy
Vref4 Accuracy
Vref1 Step
Vref2 Step
Vref3 Step
Vref4 Step
10.6
0.6%
VREF Step (mV)
VREF Accuracy (%)
0.8%
10.8
0.4%
0.2%
10.4
10.2
10
9.8
9.6
9.4
0
9.2
-0.2%
9
0
25
50
75
100
Code
125
0
25
50
D006
Figure 36. VREF Accuracy vs Code
75
Code
100
125
150
D007
Figure 37. VREF Step Accuracy vs Code
3.315
1.816
1.815
3.31
3.305
1.813
VOUT2 (V)
VOUT1 (V)
1.814
1.812
1.811
3.3
3.295
1.81
3.29
1.809
3.285
1.808
0
1
2
3
0
4
IOUT1 (A)
1
D008
Figure 38. VOUT1 Load Regulation
2
IOUT2 (A)
3
4
D009
Figure 39. VOUT2 Load Regulation
1.211
1.2095
1.209
1.21
VOUT4 (V)
VOUT3 (V)
1.2085
1.208
1.2075
1.209
1.207
1.2065
1.208
1.206
0
0.5
1
1.5
IOUT3 (A)
2
0
D010
Figure 40. VOUT3 Load Regulation
0.5
1
IOUT4 (A)
1.5
Product Folder Links: TPS65400-Q1
D011
Figure 41. VOUT4 Load Regulation
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
2
59
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
9.2.2 Current Sharing Typical Application
An example configuration is shown where both pairs of outputs are current shared. Soft-start time is configured
externally with capacitors (this is the default setting) and ENABLE_PIN_CONFIG is set to single ENABLE.
ENSW1
PVIN1
ENSW2
VIN1
CB1
ENSW3
VOUT1
ENSW4
SW1
SS1/PG1
PGND1
SS2/PG2
VFB1
SS3/PG3
PVIN2
VIN!
SS4/PG4
CB2
PGOOD(Global)
PGOOD
SW2
VDDD
VDDD
PGND2
SDA
VDDD
SCL
TPS65400-Q1
VFB2
VDDD
I2CALERT
PVIN3
I2CADDR
CB3
Host
(Optional)
VOUT3
RCLOCK_SYNC
CLK_OUT
VDDD
VIN3
SW3
PGND (Thermal Pad)
RST_N
VFB3
CE
PVIN4
VIN
VIN3
VIN
CB4
VDDD
VDDA
VDDA
SW4
VDDG
PGND (Thermal Pad)
AGND
VFB4
COMP3
COMP1
COMP4
COMP2
VDDA
Figure 42. Current Sharing Schematic
60
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
9.2.2.1 Design Requirements
Table 44 lists PMBus commands to configure this device.
Table 44. PMBus Commands Used for Current Sharing With Single-Pin Enable (1)
COMMAND NAME
CODE
NAME
PAGE
00h
—
STORE_DEFAULT_ALL
11h
—
BITS
Selects output rail
—
Save settings as default
6:2
PGOOD pin and of all PGOOD (manufacturer default)
ENABLE_PIN_CONFIG
1:0
Single ENABLE
D3h
SSPG_PIN_CONFIG (1)
0
Set to SSx for external soft-start (manufacturer default)
SEQUENCE_CONFIG
D4h
START_PGOOD (1)
0
Enable PGOOD dependence (manufacturer default)
SEQUENCE_ORDER
D5h
PIN_CONFIG_00
D2h
PIN_CONFIG_01
TON_TOFF_DELAY
(1)
PGOOD_PIN_CONFIG
(1)
COMMENT
7:0
DDh
START_ORDER
3:2
Start sequence order
STOP_ORDER
1:0
Stop sequence order
TON_DELAY
5:3
Delay time before starting
TOFF_DELAY
2:0
Delay time before stopping
Only necessary if the defaults have been overwritten since device manufacture.
To achieve the timing requirements shown in Table 44, see the example configuration script in Table 45.
Table 45. Example Configuration Script for Current Sharing With Single-Pin Enable
COMMAND NAME
CODE
WRITE BYTE
COMMENT
PAGE
00h
Selects all
PIN_CONFIG_00
D2h
Single ENABLE
SEQUENCE_CONFIG (1)
D4h
Enable PGOOD dependence (manufacturer default)
PAGE
00h
Selects SW1 to SW2 pair
D3h
Configure SS1/PG1 pin to SS1 for external soft-start
(manufacturer default)
PIN_CONFIG_01
(1)
SEQUENCE_ORDER
D5h
0x04
First to start, second to stop
TON_TOFF_DELAY
DDh
0x24
100-ms turn-on delay
100-ms turn-off delay
PAGE
00h
0x02
Selects SW3 to SW4 pair
PIN_CONFIG_01 (1)
D3h
0x00
Configure SS2/PG2 pin to SS2 for external soft-start
(manufacturer default)
SEQUENCE_ORDER
D5h
0x01
Second to start, first to stop
TON_TOFF_DELAY
DDh
0x23
100-ms turn-on delay
25-ms turn-off delay
STORE_DEFAULT_ALL
11h
—
(1)
Save settings as default
Only necessary if the defaults have been overwritten since device manufacture.
9.2.2.2 Detailed Design Procedure
9.2.2.2.1 Current Sharing Timing Example
Figure 43 shows an example configuration in which both the SW1-SW2 pair and SW3-SW4 pair are current
shared. The enable pin of the slave converter can either follow the master converter or be floating. For the
PGOOD pin, the slave PGOOD follows the master PGOOD. Due to internal pull-ups to VDDD on ENSWx lines,
the user has an option to control ENSWx if an always on condition is desired.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
61
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
ENSW1
1a
100 ms
1b
VOUT1
3b
VOUT3
25 ms 3c
3a
1c
100 ms
100 ms
PGOOD1
PGOOD3
PGOOD
t
1. SW1-SW2
3. SW3-SW4
a. tON_DELAY
b.
Css
Iss
A.
VREF
c. tOFF_DELAY
External soft-start, single ENABLE
Figure 43. Example Timing Diagram for Current Sharing With Single-Pin Enable
62
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
9.2.3 External Sequencing Application
Figure 44 shows an example configuration where the VOUT outputs are linked to enable terminal ENSWx inputs
in a daisy-chain configuration for start sequence SW1-SW2-SW3-SW4.
ENSW1
VOUT1
ENSW2
VOUT2
ENSW3
VOUT3
ENSW4
PVIN1
VIN1
CB1
VOUT1
SW1
SS1/PG1
PGND1
SS2/PG2
VFB1
SS3/PG3
PVIN2
VIN2
SS4/PG4
CB2
PGOOD(Global)
PGOOD
VOUT2
SW2
VDDD
VDDD
PGND2
SDA
VDDD
SCL
TPS65400-Q1
VFB2
VDDD
I2CALERT
PVIN3
I2CADDR
CB3
Host
(Optional)
VOUT3
RCLOCK_SYNC
CLK_OUT
VDDD
VIN3
SW3
PGND (Thermal Pad)
RST_N
VFB3
CE
PVIN4
VIN
VIN4
VIN
CB4
VDDD
VDDA
A.
VOUT4
VDDA
SW4
VDDG
PGND (Thermal Pad)
AGND
VFB4
COMP3
COMP1
COMP4
COMP2
Sequencing through VOUT
Figure 44. External Sequencing Schematic, Vout > VEN
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
63
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
9.2.3.1 Design Requirements
Table 46 and Table 47 list PMBus commands to configure this device.
Table 46. PMBus Commands Used for External Sequencing through VOUT
COMMAND NAME
CODE
NAME
PAGE
00h
—
STORE_DEFAULT_ALL
11h
—
PIN_CONFIG_00
D2h
PIN_CONFIG_01
D3h
TON_TOFF_DELAY
DDh
RESET_DELAY
DCh
(1)
PGOOD_PIN_CONFIG
BITS
(1)
ENABLE_PIN_CONFIG (1)
SSPG_PIN_CONFIG (1)
TON_DELAY
TOFF_DELAY
(1)
RESET_DELAY (1)
COMMENT
7:0
Selects output rail
—
Save settings as default
6:2
PGOOD pin and of all PGOOD (manufacturer default)
1:0
Active ENABLE (manufacturer default)
0
Set to SSx for external soft-start (manufacturer default)
5:3
Delay time before starting
2:0
Delay time before stopping
2:0
Reset delay time
Only necessary if the defaults have been overwritten since device manufacture.
To achieve the timing requirements shown in Table 46, see Table 47 for an example configuration script.
Table 47. Example Configuration Script for External Sequencing through VOUT
COMMAND NAME
PAGE
PIN_CONFIG_00 (1)
RESET_DELAY
(1)
CODE
WRITE BYTE
00h
0xFF
Selects all
COMMENT
D2h
0x3C
Active ENABLE (manufacturer default)
DCh
0x02
100-ms reset delay
PAGE
00h
0x00
Selects SW1
PIN_CONFIG_01 (1)
D3h
0x00
Configure SS1/PG1 pin to SS1 for external soft-start
TON_TOFF_DELAY
DDh
0x20
100-ms turn-on delay
0-ms turn-off delay
PAGE
00h
0x01
Selects SW2
PIN_CONFIG_01 (1)
D3h
0x00
Configure SS2/PG2 pin to SS2 for external soft-start
TON_TOFF_DELAY
DDh
0x20
100-ms turn-on delay
0-ms turn-off delay
PAGE
00h
0x02
Selects SW3
D3h
0x00
Configure SS3/PG3 pin to SS3 for external soft-start
TON_TOFF_DELAY
DDh
0x20
100-ms turn-on delay
0-ms turn-off delay
PAGE
00h
0x03
Selects SW4
D3h
0x00
Configure SS4/PG4 pin to SS4 for external soft-start
TON_TOFF_DELAY
DDh
0x20
100-ms turn-on delay
0-ms turn-off delay
STORE_DEFAULT_ALL
11h
—
PIN_CONFIG_01
PIN_CONFIG_01
(1)
(1)
(1)
Save settings as default
Only necessary if the defaults have been overwritten since device manufacture.
9.2.3.2 Detailed Design Procedure
9.2.3.2.1 External Sequencing Through PG Pins
In an application where the programmable soft-start ramping rate is sufficient and where stop sequencing is not
required, it is possible to wire Power Good pins (global PGOOD, PG) to enable pins (ENSWx) according to the
desired start sequence. This is useful in cases where multiple PMUs are configured and the PG or global
PGOOD output of one PMU is required to turn on an output of another PMU.
9.2.3.2.2
External Sequencing Through SW
In an application where output voltages exceed the threshold voltage of the enable pins ENSWx, it is possible to
wire a properly divided VOUT directly to the enable pins according to the desired start sequence.
64
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
9.2.3.2.3 Example Configuration
CE
0+1a
100 ms
1b
VOUT1
2b
VOUT2
3b
VOUT3
VOUT4
4b
2a
3a
100 ms
4a
100 ms
100 ms
PGOOD1
PGOOD2
PGOOD3
PGOOD4
PGOOD
t
0. RESET_DELAY
a. tON_DELAY
1. SW1
b.
Css
Iss
2. SW2
3. SW3
4. SW4
VREF
Figure 45. Example Timing Diagram for External Sequencing Through VOUT
NOTE
Only necessary if the defaults have been overwritten since device manufacture.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
65
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
10 Power Supply Recommendations
This device is designed to operate from an input voltage supply range between 4.5 and 18 V. This input power
supply should be well regulated. If the input supply is located more than a few inches from the TPS65400-Q1
converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An
electrolytic capacitor with a value of 47 μF is a typical choice.
11 Layout
11.1 Layout Guidelines
Layout is a critical portion of high-current multi-channel DC-DC. Follow these guidelines for layout. See Layout
Example for a PCB layout example.
• Place VOUT and SW on the top layer and an inner power plane for VIN.
• Also on the top layer, fit connections for the remaining pins of TPS65400-Q1 and a large top-side area filled
with ground.
• Connect the top layer ground area to the internal ground layer or layers using vias at the input bypass
capacitor, the output filter capacitor, and directly under the TPS65400-Q1 device to provide a thermal path
from the power pad to ground.
• Tie the AGND pin directly to the power pad under the IC.
• For operation at full-rated load, the top-side ground area together with the internal ground plane must provide
adequate heat dissipating area.
• Several signals paths conduct fast-changing currents or voltages that can interact with stray inductance or
parasitic capacitance to generate noise or degrade the power supplies' performance. To help eliminate these
problems, bypass the VIN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.
Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the
ground connections. Because the SW connection is the switching node, the output inductor should be located
close to the SW pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
• The output filter capacitor ground should use the same power ground trace as the VIND input bypass
capacitor. Try to minimize this conductor length while maintaining adequate width.
• The compensation should be as close as possible to the COMP pins. The COMP and ROSC pins are
sensitive to noise so the components associated to these pins should be located as close as possible to the
IC and routed with minimal lengths of trace.
• The VFB node is a high-impedance analog node which is easier to pick noise on board. Keep FB node trace
as short as possible.
66
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
TPS65400-Q1
www.ti.com
SLVSCQ2 – JULY 2015
11.2 Layout Example
Figure 46. Layout Schematic
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
67
TPS65400-Q1
SLVSCQ2 – JULY 2015
www.ti.com
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
• PMBus Power System Management Protocol Specification Part I – General Requirements, Transport and
Electrical Interface, Revision 1.2, dated 6 September 2010, published by the Power Management Bus
Implementers Forum (http://pmbus.org/Specifications).
12.1.2 Related Parts
PART NUMBER
DESCRIPTION
COMMENTS
TPS65262
4.5- to 18-V, triple buck with dual adjustable LDOs
Triple buck 3-A/1-A/1-A output current, dual LDOs 100mA/200-mA output current, automatic power sequencing
TPS65263
4.5- to 18-V, triple buck with I2C interface
Triple buck 3-A/2-A/2-A output current, I2C-controlled
dynamic voltage scaling (DVS)
TPS65651-1/2/3
4.5- to 18-V, triple buck with different PGOOD
deglitch time
Triple buck 3-A/2-A/2-A output current, support 1-s, 32-ms,
and 256-ms PGOOD deglitch time, adjustable current limit
setting by external resistor
TPS65287
4.5- to 18-V, triple buck with power switch and pushbutton control
Triple buck 3-A/2-A/2-A output current, up to 2.1-A USB
power with overcurrent setting by external resistor, pushbutton control for intelligent system power-on/power-off
operation
TPS65288
4.5- to 18-V, triple buck with dual power switches
Triple buck 3-A/2-A/2-A output current, 2 USB power switches
current limiting at typical 1.2 A (0.8/1/1.4/1.6/1.8/2/2.2 A
available with manufacture trim options)
12.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
68
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPS65400-Q1
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS65400QRGZRQ1
ACTIVE
VQFN
RGZ
48
2500
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
TPS65400Q
TPS65400QRGZTQ1
ACTIVE
VQFN
RGZ
48
250
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 125
TPS65400Q
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
