TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
2-A, FAST-TRANSIENT, LOW-DROPOUT VOLTAGE REGULATOR
Check for Samples: TPS7A7200-EP
FEATURES
1
• Low Dropout Voltage: 180 mV at 2 A
• VIN Range: 1.5 V to 6.5 V
• Configurable Fixed VOUT Range: 0.9 V to 3.5 V
Adjustable VOUT Range: 0.9 V to 5.0 V
• Very Good Load and Line Transient Response
• Stable with Ceramic Output Capacitor
• 1.5% Accuracy over Line, Load, and
Temperature
• Programmable Soft-Start
• Power Good (PG) Output
• 5-mm × 5-mm QFN-20 Package
234
APPLICATIONS
•
•
•
•
•
•
Wireless Infrastructure: SerDes, FPGA, DSP™
RF Components: VCO, ADC, DAC, LVDS
Set-Top Boxes: Amplifier, ADC, DAC, FPGA,
DSP
Wireless LAN, Bluetooth®
PCs and Printers
Audio and Visual
SUPPORTS DEFENSE, AEROSPACE,
AND MEDICAL APPLICATIONS
•
•
•
•
•
•
•
Controlled Baseline
One Assembly and Test Site
One Fabrication Site
Available in Extended (–40°C to 125°C)
Temperature Range
Extended Product Life Cycle
Extended Product-Change Notification
Product Traceability
1.5 V
IN
PG
CIN
TPS7A7200
EN
SS
OUT
CSS
SNS
Optional
FB
CFF
1.2 V = 0.5 Vref
+ 100 mV
COUT + 200 mV
+ 400 mV
GND
50mV
100mV
1.6V
200mV 400mV 800mV
Typical Application
DESCRIPTION
The TPS7A7200 low-dropout (LDO) voltage regulator is designed for applications seeking very-low dropout
capability (180 mV at 2 A) with an input voltage from 1.5 V to 6.5 V. The TPS7A7200 offers an innovative, userconfigurable, output-voltage setting from 0.9 V to 3.5 V, eliminating external resistors and any associated error.
The TPS7A7200 has very fast load-transient response, is stable with ceramic output capacitors, and supports a
better than 2% accuracy over line, load, and temperature. A soft-start pin allows for an application to reduce
inrush into the load. Additionally, an open-drain, power-good signal allows for sequencing power rails.
The TPS7A7200 is available in a 5-mm × 5-mm, 20-pin QFN package.
1
2
3
4
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DSP is a trademark of Texas Instruments.
Bluetooth is a registered trademark of Bluetooth SIG, Inc.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2013, Texas Instruments Incorporated
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
6
3
5.5V to 5.0V
Output Current Slew Rate: 1A/µs
Output Current
4
3.3V to 3.0V
3.0V to 2.5V
2.5V to 1.8V
2
1.8V to 1.5V
3
2
1
Output Current (A)
Output Voltage (V)
5
1
1.5V to 1.2V
1.5V to 1.0V
0
0
Time (100µs/div)
G311
Load Transient Response with
Seven Different Results:
1.5 VIN to 1.0 VOUT, 1.5 VIN to 1.2 VOUT,
1.8 VIN to 1.5 VOUT, 2.5 VIN to 1.8 VOUT,
3.0 VIN to 2.5 VOUT, 3.3 VIN to 3.0 VOUT,
and 5.5 VIN to 5.0 VOUT
2
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
TJ
PACKAGE
ORDERABLE PART NUMBER
TOP-SIDE MARKING
VID NUMBER
–40°C to 125°C
QFN (RGW)
TPS7A7200QRGWREP
SJK
V62/13612-01XE
(1)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS (1)
Over operating free-air temperature range (unless otherwise noted).
VALUE
Voltage
UNIT
+7.0
V
SS, FB, SNS, OUT
–0.3
VIN + 0.3 (2)
V
50mV, 100mV, 200mV, 400mV, 800mV, 1.6V
–0.3
VOUT + 0.3
V
Internally limited
PG (sink current into IC)
Temperature
Electrostatic Discharge Rating (3)
(2)
(3)
MAX
–0.3
OUT
Current
(1)
MIN
IN, PG, EN
A
5
mA
Junction, TJ
–40
+150
Storage, Tstg
–40
+150
Human body model (HBM, JESD22-A114A)
Charged device model (CDM, JESD22-C101B.01)
°C
2
kV
500
V
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.
The absolute maximum rating is VIN + 0.3 V or +7.0 V, whichever is smaller.
ESD testing is performed according to the respective JESD22 JEDEC standard.
THERMAL INFORMATION
TPS7A7200-EP
THERMAL METRIC
(1)
RGW
UNITS
20 PINS
Junction-to-ambient thermal resistance (2)
θJA
(3)
35.7
θJCtop
Junction-to-case (top) thermal resistance
θJB
Junction-to-board thermal resistance (4)
15.2
ψJT
Junction-to-top characterization parameter (5)
0.4
ψJB
Junction-to-board characterization parameter (6)
15.4
θJCbot
Junction-to-case (bottom) thermal resistance (7)
3.8
(1)
(2)
(3)
(4)
(5)
(6)
(7)
33.6
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7).
The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining θJA , using a procedure described in JESD51-2a (sections 6 and 7).
The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific
JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
Spacer
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
3
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
ELECTRICAL CHARACTERISTICS
Over operating temperature range (TJ = –40°C to +125°C), 1.425 V ≤ VIN ≤ 6.5 V, VIN ≥ VOUT(TARGET) + 0.3 V or
VIN ≥ VOUT(TARGET) + 0.5 V (1) (2), OUT connected to 50 Ω to GND (3),VEN = 1.1 V, COUT = 10 μF, CSS = 10 nF, CFF = 0 pF (4), and
PG pin pulled up to VIN with 100 kΩ, 27 kΩ ≤ R2 ≤ 33 kΩ for adjustable configuration (5), unless otherwise noted.
Typical values are at TJ = +25°C.
PARAMETER
VIN
Input voltage range
V(SS)
SS pin voltage
Output voltage accuracy (6) (7)
0.9
3.5
Adjustable, 25 mA ≤ IOUT ≤ 2 A
–2.0
+2.0
Fixed, 25 mA ≤ IOUT ≤ 2 A
–3.0
Load regulation
25 mA ≤ IOUT ≤ 2 A
(8)
Output current limit
V
V
%
+3.0
0.01
%/V
0.1
%/A
VOUT ≤ 3.3 V, IOUT = 2 A, V(FB) = GND
180
mV
3.3 V < VOUT, IOUT = 2 A, V(FB) = GND
470
mV
VOUT forced at 0.9 × VOUT(TARGET), VIN = 3.3 V,
VOUT(TARGET) = 0.9 V
2.4
Full load, IOUT = 2 A
GND pin current
UNIT
V
Fixed with voltage setting pins
ΔVO(ΔIO)
I(GND)
6.5
5.0
IOUT = 25 mA
I(LIM)
MAX
0.9
Line regulation
Dropout voltage
TYP
Adjustable with external feedback resistors
ΔVO(ΔVI)
V(DO)
MIN
1.425
0.5
Output voltage range
VOUT
TEST CONDITIONS
3.1
A
2.6
Minimum load,
VIN = 6.5 V, VOUT(TARGET) = 0.9 V, IOUT = 25 mA
mA
4
mA
5
μA
±0.1
μA
0
0.5
V
1.1
6.5
V
0.96VOUT
V
Shutdown, PG = (open),
VIN = 6.5 V, VOUT(TARGET) = 0.9 V, V(EN) < 0.5 V
0.1
I(EN)
EN pin current
VIL(EN)
EN pin low-level input voltage
(disable device)
VIH(EN)
EN pin high-level input voltage
(enable device)
VIT(PG)
PG pin threshold
For the direction PG↓ with decreasing VOUT
Vhys(PG)
PG pin hysteresis
For PG↑
VOL(PG)
PG pin low-level output voltage
VOUT < VIT(PG), IPG = –1 mA (current into device)
Ilkg(PG)
PG pin leakage current
VOUT > VIT(PG), V(PG) = 6.5 V
I(SS)
SS pin charging current
V(SS) = GND, VIN = 3.3 V
Vn
Output noise voltage
BW = 100 Hz to 100 kHz,
VIN = 1.5 V, VOUT = 1.2 V, IOUT = 2 A
40.65
μVRMS
Tsd
Thermal shutdown temperature
Shutdown, temperature increasing
+160
°C
Reset, temperature decreasing
+140
°C
TJ
Operating junction temperature
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
4
VIN = 6.5 V, V(EN) = 0 V and 6.5 V
0.85VOUT
0.9VOUT
0.02VOUT
3.5
–40
5.1
V
0.4
V
1
μA
7.2
μA
+125
°C
When VOUT ≤ 3.5 V, VIN ≥ (VOUT + 0.3 V) or 1.425 V, whichever is greater; when VOUT > 3.5 V, VIN ≥ (VOUT + 0.5 V).
VOUT(TARGET) is the calculated target VOUT value from the output voltage setting pins: 50mV, 100mV, 200mV, 400mV, 800mV, and 1.6V
in fixed configuration, or the expected VOUT value set by external feedback resistors in adjustable configuration.
This 50-Ω load is disconnected when the test conditions specify an IOUT value.
CFF is the capacitor between FB pin and OUT
R2 is the bottom-side of the feedback resistor between the FB pin and OUT. See Figure 40 for details.
When the TPS7A7200 is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.
The TPS7A7200 is not tested at VOUT = 0.9 V, 2.7 V ≤ VIN ≤ 6.5 V, and 500 mA ≤ IOUT ≤ 2 A because the power dissipation is higher
than the maximum rating of the package. Also, this accuracy specification does not apply on any application condition that exceeds the
power dissipation limit of the package.
V(DO) is not defined for output voltage settings below 1.2 V.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
FUNCTIONAL BLOCK DIAGRAM
Current
Limit
IN
Charge
Pump
SS
CSS
UVLO
OUT
Thermal
Protection
PG
700-µs
Delay
0.5-V Reference
1.2-V Reference
70 kΩ
Optional
0.45 V
50 kΩ
50 kΩ
SNS
32R
FB
Hysteresis
EN
320R
GND
50mV
160R
80R
40R
20R
100mV 200mV 400mV 800mV
10R
1.6V
NOTE: 320R = 1.024 MΩ (that is, 1R = 3.2 kΩ).
Figure 1. Functional Block Diagram
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
5
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
PIN CONFIGURATIONS
OUT
OUT
GND
IN
IN
20
19
18
17
16
RGW PACKAGE
5-mm × 5-mm QFN-20
(TOP VIEW)
OUT
1
15
IN
SNS
2
14
EN
FB
3
13
SS
PG
4
12
NC
50mV
5
11
1.6V
6
7
8
9
10
100mV
200mV
GND
400mV
800mV
Thermal Pad
PIN DESCRIPTIONS
NAME
PIN
50mV,
100mV,
200mV,
400mV,
800mV,
1.6V
5, 6, 7,
9, 10, 11
EN
14
Enable pin. Driving this pin to logic high enables the device; driving the pin to logic low disables the device. See
the ENABLE AND SHUTDOWN THE DEVICE section for more details.
FB
3
Output voltage feedback pin. Connected to the error amplifier. See the USER-CONFIGURABLE OUTPUT
VOLTAGE and TRADITIONAL ADJUSTABLE CONFIGURATION sections for more details. A 220-pF ceramic
capacitor from FB pin to OUT is highly recommended.
GND
8, 18
IN
15, 16, 17
NC
12
OUT
1, 19, 20
PG
4
Active-high power good pin. An open-drain output that indicates when the output voltage reaches 90% of the
target. See POWER GOOD for more details.
SNS
2
Output voltage sense input pin. See the USER-CONFIGURABLE OUTPUT VOLTAGE and TRADITIONAL
ADJUSTABLE CONFIGURATION sections for more details.
SS
13
Soft-start pin. Leaving this pin open provides soft-start of the default setting.
Connecting an external capacitor between this pin and the ground enables the soft-start function by forming an
RC-delay circuit in combination with the integrated resistance on the silicon. See the SOFT-START section for
more details.
Thermal Pad
6
DESCRIPTION
Output voltage setting pins. These pins should be connected to ground or left floating. Connecting these pins to
ground increases the output voltage by the value of the pin name; multiple pins can be simultaneously connected
to GND to select the desired output voltage. Leave these pins floating (open) when not in use. See the USERCONFIGURABLE OUTPUT VOLTAGE section for more details.
Ground pin.
Unregulated supply voltage pin. It is recommended to connect an input capacitor to this pin. See INPUT
CAPACITOR REQUIREMENTS for more details.
Not internally connected. The NC pin is not connected to any electrical node. It is strongly recommended to
connect this pin and the thermal pad to a large-area ground plane. See the Power Dissipation section for more
details.
Regulated output pin. A 4.7-μF or larger capacitance is required for stability. See OUTPUT CAPACITOR
REQUIREMENTS for more details.
It is strongly recommended to connect the thermal pad to a large-area ground plane. If available, connect an
electrically-floating, dedicated thermal plane to the thermal pad as well.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
TYPICAL CHARACTERISTICS
At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin
pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted.
LOAD REGULATION
(0.9 V, Adjustable)
− 40°C
0°C
25°C
85°C
105°C
125°C
Output Voltage (V)
0.918
0.909
LOAD REGULATION
(5.0 V, Adjustable)
5.15
Y−axis scale is 1%Vout/div
Y−axis scale is 1%Vout/div
5.1
Output Voltage (V)
0.927
0.9
0.891
0.882
0.873
0.5
1
Output Current (A)
1.5
5
− 40°C
0°C
25°C
85°C
105°C
125°C
4.95
4.9
VIN = 1.425 V
R1 = 24.1 kΩ, R2 = 30.1 kΩ
0
5.05
4.85
2
0
0.5
G001
Figure 2.
LOAD REGULATION
(0.9 V, Fixed by Setting Pins)
− 40°C
0°C
25°C
85°C
105°C
125°C
Y−axis scale is 1%Vout/div
3.57
Output Voltage (V)
Output Voltage (V)
0.918
0.909
0.9
0.882
0.873
0
0.5
VIN = 1.425 V
VOUT(TARGET) = 0.9 V
400mV pin to GND; 50mV, 100mV
200mV, 800mV, 1.6V pins open
1
Output Current (A)
1.5
3.535
Y−axis scale is 1%Vout/div
3.395
2
0
0.5
200
G204
150
100
50
1
Output Current (A)
2
− 40°C
0°C
25°C
85°C
105°C
125°C
250
Dropout Voltage (mV)
Dropout Voltage (mV)
VIN = 1.5 V
FB = GND
50
0.5
1.5
DROPOUT VOLTAGE vs TEMPERATURE
300
100
0
1
Output Current (A)
Figure 5.
150
0
VIN = 3.8 V
VOUT(TARGET) = 3.5 V
200mV, 400mV, 800mV, 1.6V pins
to GND; 50mV, 100mV pins open
3.43
G201
− 40°C
0°C
25°C
85°C
105°C
125°C
200
G004
3.465
DROPOUT VOLTAGE vs OUTPUT CURRENT
250
2
3.5
Figure 4.
300
1.5
LOAD REGULATION
(3.5 V, Fixed by Setting Pins)
3.605
0.891
1
Output Current (A)
Figure 3.
0.927
− 40°C
0°C
25°C
85°C
105°C
125°C
VIN = 5.3 V
R1 = 271 kΩ, R2 = 30.1 kΩ
1.5
2
0
IOUT = 2 A
FB = GND and plot VIN − VOUT
1
G011
Figure 6.
2
3
4
Input Voltage (V)
5
5.5
G014
Figure 7.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
7
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin
pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted.
LINE REGULATION
(0.9 V, Adjustable)
0.927
0.909
Y−axis scale is 1%Vout/div
Y−axis scale is 1%Vout/div
5.1
Output Voltage (V)
Output Voltage (V)
5.15
− 40°C
0°C
25°C
85°C
105°C
125°C
0.918
LINE REGULATION
(5.0 V, Adjustable)
0.9
0.891
0.882
0.873
1.5
2
2.5
3 3.5 4 4.5
Input Voltage (V)
5
5.5
6
5
− 40°C
0°C
25°C
85°C
105°C
125°C
4.95
4.9
IOUT = 25 mA
R1 = 24.1 kΩ, R2 = 30.1 kΩ
1
5.05
4.85
6.5
5
5.5
6
Input Voltage (V)
G006
LINE REGULATION
(0.9 V, Fixed by Setting Pins)
LINE REGULATION
(3.5 V, Fixed by Setting Pins)
3.605
− 40°C
0°C
25°C
85°C
105°C
125°C
3.57
Output Voltage (V)
Output Voltage (V)
0.918
0.909
0.9
0.873
− 40°C
0°C
25°C
85°C
105°C
125°C
1
1.5
2
IOUT = 25 mA
VOUT(TARGET) = 0.9 V
400mV pin to GND; 50mV, 100mV
200mV, 800mV, 1.6V pins open
2.5
3 3.5 4 4.5
Input Voltage (V)
5
5.5
6
3.5
3.465
Y−axis scale is 1%Vout/div
3.395
6.5
5
5.5
6
Input Voltage (V)
G206
G207
Figure 11.
OUTPUT VOLTAGE:
ACTUAL vs PIN-SETTING
OUTPUT VOLTAGE:
ACTUAL (Normalized) vs PIN-SETTING
Error in Actual Output Voltage (%)
1
2.8
2.4
2
1.6
1.2
VIN = 4 V
IOUT = 50 mA
1.2
1.6
2
2.4
VOUT(TARGET) (V)
2.8
3.2
3.6
0.8
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
VIN = 4 V
IOUT = 50 mA
−0.8
−1
0.8
G020
Figure 12.
8
6.5
Figure 10.
3.2
Actual Output Voltage (V)
3.535
IOUT = 25 mA
VOUT(TARGET) = 3.5 V
200mV, 400mV, 800mV, 1.6V pins
to GND; 50mV, 100mV pins open
3.43
3.6
0.8
0.8
G007
Figure 9.
Y−axis scale is 1%Vout/div
0.882
6.5
Figure 8.
0.927
0.891
IOUT = 25 mA
R1 = 271 kΩ, R2 = 30.1 kΩ
1.2
1.6
2
2.4
VOUT(TARGET) (V)
2.8
3.2
3.6
G021
Figure 13.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin
pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted.
GND PIN CURRENT vs OUTPUT CURRENT
− 40°C
0°C
25°C
85°C
105°C
125°C
Ground Current (mA)
4
3
GND PIN CURRENT vs INPUT VOLTAGE
5
VIN = 1.8 V
VOUT(TARGET) = 1.5 V
200mV, 800mV pins to GND
50mV, 100mV, 200mV, 400mV
pins open
2
1
0
0.5
Shutdown Ground Current (µA)
2
1
Output Current (A)
1.5
0
2
1
1.5
5
5.5
CURRENT LIMIT
vs OUTPUT VOLTAGE (Foldback)
4
3
G033
3
2
VIN = 4 V
VOUT(TARGET) = 3.5 V
200mV, 400mV, 800mV, 1.6V pins to GND
50mV, 100mV pins open
1
2
6.5
4
1
1.5
6
EN = GND
50−Ω resistor between OUT and GND
2
2.5
3 3.5 4 4.5
Input Voltage (V)
5
5.5
6
0
6.5
0
0.5
G032
3
3.5
G041
POWER-GOOD PIN DRIVE CAPABILITY
1
VOUT(TARGET) = 1.2 V
100mV, 200mV, 400mV pins to GND
50mV, 800mV, 1.6V pins open
50−Ω resistor between OUT and GND
VIN = 1.5 V, − 40 °C
VIN = 1.5 V, 25 °C
VIN = 1.5 V, 125 °C
VIN = 6.5 V, − 40 °C
VIN = 1.5 V, 25 °C
VIN = 1.5 V, 125 °C
0.8
PG Pin Voltage (V)
VIN=1.5V
VIN=6.5V
1
1.5
2
2.5
Forced Output Voltage (V)
Figure 17.
POWER-GOOD THRESHOLD VOLTAGE
vs TEMPERATURE
96
95
94
93
92
91
90
89
88
87
86
85
84
−50
3 3.5 4 4.5
Input Voltage (V)
GND PIN CURRENT IN SHUTDOWN
vs TEMPERATURE
− 40°C
0°C
25°C
85°C
105°C
125°C
1
2.5
Figure 15.
Figure 16.
Threshould Voltage (%VOUT)
2
G030
Figure 14.
5
0
3
IOUT = 25 mA
VOUT(TARGET) = 0.9 V
400mV pin to GND; 50mV, 100mV
200mV, 800mV, 1.6V pins open
1
Current Limit (A)
0
− 40°C
0°C
25°C
85°C
105°C
125°C
4
Ground Current (mA)
5
0.6
VOUT(TARGET) = 1.2 V
100mV, 200mV, 400mV
pins to GND
50mV, 800mV, 1.6V
pins open
50−Ω resistor
from OUT to GND
Spec limit defined at 1−mA.
0.4
0.2
−25
0
25
50
Temperature (°C)
75
100
125
0
0
G050
Figure 18.
0.5
1
1.5
Forced PG Pin Current (mA)
2
G051
Figure 19.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
9
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin
pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted.
NOISE SPECTRAL DENSITY BY EXTERNAL CAPACITORS
Output Spectral Noise Density (µV/ Hz)
Output Spectral Noise Density (µV/ Hz)
NOISE SPECTRAL DENSITY BY OUTPUT VOLTAGE
10
VOUT(TARGET) = 0.9 V
VOUT(TARGET) = 1.2 V
VOUT(TARGET) = 3.3 V
1
VIN = VOUT(TARGET) + 0.3 V
IOUT = 2 A
100 Hz to 100 kHz RMS Noise
0.9 V: 37.43 µVRMS
1.2 V: 40.65 µVRMS
3.3 V: 82.59 µVRMS
0.1
0.01
10
100
1k
Frequency (Hz)
10k
100k
10
VIN = 1.8 V, IOUT = 1 A
VOUT(TARGET) = 1.5 V
200mV, 800mV pins to GND
50mV, 100mV, 400mV, 1.6V pins open
1
CSS = 100nF, COUT = 100µF
CSS = 100nF, COUT = 10µF
CSS = 10nF, COUT = 100µF
CSS = 10nF, COUT = 10µF
CSS = 1nF, COUT = 100µF
CSS = 1nF, COUT = 10µF
0.1
0.01
10
100
1k
Frequency (Hz)
G061
Figure 20.
10k
100k
G063
Figure 21.
POWER-SUPPLY RIPPLE REJECTION
vs FREQUENCY
100
VOUT(TARGET) = 3.3 V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
90
80
PSRR (dB)
70
60
50
40
30
VIN=3.6V, IOUT=0.1A
VIN=3.6V, IOUT=2A
VIN=3.8V, IOUT=0.1A
VIN=3.8V, IOUT=2A
20
10
0
10
100
1k
10k
100k
Frequency (Hz)
1M
10M
G071
Figure 22.
10
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin
pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted.
1.2
6
4
Output Voltage
1.1
2
Output Current Slew Rate: 1A/µs
VOUT(TARGET)=3.3V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
3.4
3.3
Output Voltage
3.2
2
Output
Current
1
0
Time (100µs/div)
3.1
0
Time (100µs/div)
G314
Figure 23.
LINE TRANSIENT RESPONSE
POWER-UP/POWER-DOWN (IN = EN)
Voltage (V)
VIN
Voltage (V)
IOUT=1A,
VOUT(TARGET)=3.3V
400mV, 800mV, 1.6V
pins to GND
50mV, 100mV, 200mV
pins open
4
3.8
3.6
VOUT
3.4
3.2
Time (20 µs/div)
7
6.5
6
5.5
5
4.5
4
3.5
3
2.5
2
1.5
1
0.5
0
VIN
VOUT
Time (2 ms/div)
G300
TURN-ON RESPONSE (IN = EN)
TURN-OFF RESPONSE (IN = EN)
5
4.5
4.5
VIN
4
4
VIN
3.5
Voltage (V)
Voltage (V)
3.5
3
2.5
VOUT
2
0.5
G301
Figure 26.
5
1
VOUT(TARGET)=3.3V
400mV, 800mV,
1.6V pins to GND
50mV, 100mV,
200mV pins open
50−Ω resistor between
OUT and GND
Figure 25.
1.5
G317
Figure 24.
4.6
4.2
6
4
Output
Current
4.4
8
Output Current (A)
1.3
LOAD TRANSIENT RESPONSE
(VOUT = 3.3 V)
3.5
Output Voltage (V)
Output Voltage (V)
Output Current Slew Rate: 1A/µs
VOUT(TARGET)=1.2V
100mV, 200mV, 400mV pins to GND
50mV, 800mV, 1.6V pins open
8
Output Current (A)
LOAD TRANSIENT RESPONSE
(VOUT = 1.2 V)
1.4
IN = EN
50−Ω resistor from OUT to GND
VOUT(TARGET) = 3.3 V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
IN = EN
50−Ω resistor from OUT to GND
VOUT(TARGET) = 3.3 V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
3
2.5
2
VOUT
1.5
1
0.5
0
0
Time (1 ms/div)
G302
Figure 27.
Time (1 ms/div)
G303
Figure 28.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
11
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TARGET) + 0.3 V, IOUT = 25 mA, V(EN) = VIN, CIN = 10 μF, COUT = 10 μF, C(SS) = 10 nF, and the PG pin
pulled up to VIN with 100-kΩ pull-up resistor, unless otherwise noted.
EN PULSE ON RESPONSE
(Over Stable VIN)
5
5
4.5
4.5
VOUT
VIN
4
VIN
4
3.5
3
Voltage (V)
3.5
Voltage (V)
EN PULSE OFF RESPONSE
(Over Stable VIN)
VEN
2.5
2
1.5
0.5
VOUT
VEN
2
50−Ω resistor from OUT to GND
VOUT(TARGET) = 3.3 V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
1.5
50−Ω resistor from OUT to GND
VOUT(TARGET) = 3.3 V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
1
3
2.5
1
0.5
0
0
Time (1 ms/div)
Time (1 ms/div)
G304
Figure 29.
5
SOFT-START DELAY vs CSS (Enlarged View)
VOUT (CSS=0F)
4.5
4
VIN
5
VOUT(TARGET) = 3.3 V
50−Ω resistor from OUT to GND
4
VIN
VOUT (CSS=0F)
3.5
Voltage (V)
Voltage (V)
SOFT-START DELAY vs CSS (Reduced View)
4.5
3.5
3
2.5
G305
Figure 30.
VEN
VOUT (CSS=10nF)
2
VOUT (CSS=100nF)
1.5
3
2.5
VOUT (CSS=10nF)
VEN
VOUT (CSS=100nF)
2
1.5
1
VOUT (CSS=1µF)
1
VOUT (CSS=1µF)
0.5
VOUT(TARGET) = 3.3 V
50−Ω resistor from OUT to GND
0.5
0
0
Time (5 ms/div)
Time (50 ms/div)
G306
Figure 31.
SOFT-START DELAY vs CSS
1000
Softstart Delay (ms)
G307
Figure 32.
0%VOUT to 90%VOUT
50−Ω resistor from OUT to GND
VOUT(TARGET) = 3.3 V
400mV, 800mV, 1.6V pins to GND
50mV, 100mV, 200mV pins open
100
10
1
0.1
1
10
100
CSS (nF)
1000
G308
Figure 33.
12
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
APPLICATION INFORMATION
OVERVIEW
The TPS7A7200 belongs to a family of new-generation LDO regulators that uses innovative circuitry to offer
very-low dropout voltage along with the flexibility of a programmable output voltage.
The dropout voltage for this LDO regulator family is 0.18 V at 2 A. This voltage is ideal for making the
TPS7A7200 into a point-of-load (POL) regulator because 0.18 V at 2 A is lower than any voltage gap among the
most common voltage rails: 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.0 V, and 3.3 V. This device offers a fully userconfigurable output voltage setting method. The TPS7A7200 output voltage can be programmed to any target
value from 0.9 V to 3.5 V in 50-mV steps.
Another big advantage of using the TPS7A7200 is the wide range of available operating input voltages: from 1.5
V to 6.5 V. The TPS7A7200 also has very good line and load transient response. All these features allow the
TPS7A7200 to meet most voltage-regulator needs for under-6-V applications, using only one device so that less
time is spent on inventory control.
Texas Instruments also offers different output current ratings with other family devices: the TPS7A7100 (1 A) and
TPS7A7300 (3 A).
USER-CONFIGURABLE OUTPUT VOLTAGE
IN
IN
GND
OUT
OUT
IN
IN
OUT
GND
OUT
Unlike traditional LDO devices, the TPS7A7200 comes with only one orderable part number; there is no
adjustable or fixed output voltage option. The output voltage of the TPS7A7200 is selectable in accordance with
the names given to the output voltage setting pins: 50mV, 100mV, 200mV, 400mV, 800mV, and 1.6V. For each
pin connected to the ground, the output voltage setting increases by the value associated with that pin name,
starting from the value of the reference voltage of 0.5 V; floating the pin(s) has no effect on the output voltage.
Figure 34 through Figure 39 show examples of how to program the output voltages.
OUT
IN
OUT
IN
SNS
EN
SNS
EN
FB
SS
PG
NC
CFF
CFF
FB
SS
PG
NC
Thermal Pad
Thermal Pad
1.6V
Optional
800mV
GND
400mV
200mV
100mV
400mV
1.6V
50mV
Optional
800mV
200mV
GND
100mV
50mV
VIN
VIN
FB
FB
OUT
OUT
SNS
SNS
0.5 V
0.5 V
3.2R
3.2R
CFF
CFF
FB
FB
32R
16R
8R
4R
2R
1R
32R
16R
8R
4R
2R
1R
50mV
100mV
200mV
400mV
800mV
1.6V
50mV
100mV
200mV
400mV
800mV
1.6V
VOUT = 0.9 V = 0.5 V + 400 mV
VOUT = 1.2 V = 0.5 V + 100 mV + 200 mV + 400 mV
0.5 V is Vref
0.5 V is Vref
VOUT = 0.5 V ´ (1 + 3.2R/4R)
VOUT = 0.5 V ´ (1 + 3.2R/2.29R)
Figure 34. 0.9-V Configuration
2.29R is parallel resistance of 16R, 8R, and 4R.
Figure 35. 1.2-V Configuration
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
13
TPS7A7200-EP
IN
IN
GND
OUT
OUT
IN
www.ti.com
IN
OUT
GND
OUT
SBVS224A – JUNE 2013 – REVISED JUNE 2013
OUT
IN
OUT
IN
SNS
EN
SNS
EN
FB
SS
FB
SS
PG
NC
PG
NC
CFF
CFF
Thermal Pad
Thermal Pad
1.6V
Optional
800mV
GND
400mV
200mV
100mV
400mV
1.6V
50mV
Optional
800mV
GND
200mV
100mV
50mV
VIN
VIN
FB
FB
OUT
OUT
SNS
SNS
0.5 V
0.5 V
3.2R
3.2R
CFF
CFF
FB
FB
32R
16R
8R
4R
2R
1R
32R
16R
8R
4R
2R
1R
50mV
100mV
200mV
400mV
800mV
1.6V
50mV
100mV
200mV
400mV
800mV
1.6V
VOUT = 1.8 V = 0.5 V + 100 mV + 400 mV + 800 mV
VOUT = 2.5 V = 0.5 V + 400 mV + 1.6 V
0.5 V is Vref
0.5 V is Vref
1.23R is parallel resistance of 16R, 4R, and 2R.
VOUT = 0.5 V ´ (1 + 3.2R/0.8R)
IN
IN
GND
OUT
IN
0.8R is parallel resistance of 4R and 1R.
Figure 37. 2.5-V Configuration
IN
OUT
GND
OUT
Figure 36. 1.8-V Configuration
OUT
VOUT = 0.5 V ´ (1 + 3.2R/1.23R)
OUT
IN
OUT
IN
SNS
EN
SNS
EN
FB
SS
PG
NC
CFF
CFF
FB
SS
PG
NC
Thermal Pad
Thermal Pad
1.6V
Optional
800mV
GND
400mV
200mV
100mV
400mV
1.6V
50mV
Optional
800mV
GND
200mV
100mV
50mV
VIN
VIN
FB
FB
OUT
OUT
SNS
SNS
0.5 V
0.5 V
3.2R
3.2R
CFF
CFF
FB
32R
16R
8R
4R
2R
1R
32R
16R
8R
4R
2R
1R
50mV
100mV
200mV
400mV
800mV
1.6V
50mV
100mV
200mV
400mV
800mV
1.6V
VOUT = 3.3 V = 0.5 V + 400 mV + 800 mV + 1.6 V
VOUT = 3.5 V = 0.5 V + 200 mV + 400 mV + 800 mV + 1.6 V
0.5 V is Vref
VOUT = 0.5 V ´ (1 + 3.2R/0.571R)
0.5 V is Vref
0.571R is parallel resistance of 4R, 2R, and 1R.
VOUT = 0.5 V ´ (1 + 3.2R/0.533R)
Figure 38. 3.3-V Configuration
14
FB
0.533R is parallel resistance of 8R, 4R, 2R, and 1R.
Figure 39. 3.5-V Configuration
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
See Table 1 for a full list of target output voltages and corresponding pin settings. The voltage setting pins have
a binary weight; therefore, the output voltage can be programmed to any value from 0.9 V to 3.5 V in 50-mV
steps.
Figure 12 and Figure 13 shows this output voltage programming performance.
NOTE
Any output voltage setting that is not listed in Table 1 is not covered in the Electrical
Characteristics. For output voltages greater than 3.5 V, use a traditional adjustable
configuration (see the TRADITIONAL ADJUSTABLE CONFIGURATION section).
Table 1. User Configurable Output Voltage Setting
VOUT(TARGET)
(V)
50mV
1.6V
VOUT(TARGET)
(V)
0.90
open
open
open
GND
0.95
GND
open
open
GND
open
open
open
open
1.00
open
GND
open
1.05
GND
GND
open
GND
open
GND
open
1.10
open
open
GND
GND
1.15
GND
open
GND
1.20
1.25
open
GND
GND
GND
1.30
open
1.35
1.40
1.45
100mV 200mV 400mV 800mV
50mV 100mV 200mV 400mV 800mV
1.6V
2.25
GND
GND
open
open
open
GND
2.30
open
open
GND
open
open
GND
open
2.35
GND
open
GND
open
open
GND
open
2.40
open
GND
GND
open
open
GND
open
open
2.45
GND
GND
GND
open
open
GND
GND
open
open
2.50
open
open
open
GND
open
GND
GND
GND
open
open
2.55
GND
open
open
GND
open
GND
GND
GND
open
open
2.60
open
GND
open
GND
open
GND
open
open
open
GND
open
2.65
GND
GND
open
GND
open
GND
GND
open
open
open
GND
open
2.70
open
open
GND
GND
open
GND
open
GND
open
open
GND
open
2.75
GND
open
GND
GND
open
GND
GND
GND
open
open
GND
open
2.80
open
GND
GND
GND
open
GND
1.50
open
open
GND
open
GND
open
2.85
GND
GND
GND
GND
open
GND
1.55
GND
open
GND
open
GND
open
2.90
open
open
open
open
GND
GND
1.60
open
GND
GND
open
GND
open
2.95
GND
open
open
open
GND
GND
1.65
GND
GND
GND
open
GND
open
3.00
open
GND
open
open
GND
GND
1.70
open
open
open
GND
GND
open
3.05
GND
GND
open
open
GND
GND
1.75
GND
open
open
GND
GND
open
3.10
open
open
GND
open
GND
GND
1.80
open
GND
open
GND
GND
open
3.15
GND
open
GND
open
GND
GND
1.85
GND
GND
open
GND
GND
open
3.20
open
GND
GND
open
GND
GND
1.90
open
open
GND
GND
GND
open
3.25
GND
GND
GND
open
GND
GND
1.95
GND
open
GND
GND
GND
open
3.30
open
open
open
GND
GND
GND
2.00
open
GND
GND
GND
GND
open
3.35
GND
open
open
GND
GND
GND
2.05
GND
GND
GND
GND
GND
open
3.40
open
GND
open
GND
GND
GND
2.10
open
open
open
open
open
GND
3.45
GND
GND
open
GND
GND
GND
2.15
GND
open
open
open
open
GND
3.50
open
open
GND
GND
GND
GND
2.20
open
GND
open
open
open
GND
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
15
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
TRADITIONAL ADJUSTABLE CONFIGURATION
For any output voltage target that is not supported in the USER-CONFIGURABLE OUTPUT VOLTAGE section,
a traditional adjustable configuration with external-feedback resistors can be used with the TPS7A7200.
Figure 40 shows how to configure the TPS7A7200 as an adjustable regulator with an equation and Table 2 lists
recommended pairs of feedback resistor values.
IN
IN
OUT
GND
OUT
NOTE
The bottom side of feedback resistor R2 in Figure 40 should be in the range of 27 kΩ to
33 kΩ in order to maintain the specified regulation accuracy.
CFF
OUT
IN
R1
SNS
EN
R2
FB
SS
NC
PG
Thermal Pad
1.6V
Optional
800mV
400mV
200mV
GND
100mV
50mV
VIN
FB
OUT
SNS
0.5 V
3.2R
CFF
FB
32R
16R
8R
4R
2R
1R
50mV
100mV
200mV
400mV
800mV
1.6V
R1
VOUT =
R2
(R1 + R2 )
R2
´ 0.500
Figure 40. Traditional Adjustable Configuration with External Resistors
Table 2. Recommended Feedback-Resistor Values
16
E96 SERIES
R40 SERIES
VOUT(TARGET)
(V)
R1 (kΩ)
R2 (kΩ)
R1 (kΩ)
R2 (kΩ)
1.00
30.1
30.1
30.0
30.0
1.20
39.2
28.0
43.7
31.5
1.50
61.9
30.9
60.0
30.0
1.80
80.6
30.9
80.0
30.7
1.90
86.6
30.9
87.5
31.5
2.50
115
28.7
112
28.0
3.00
147
29.4
150
30.0
3.30
165
29.4
175
31.5
5.00
280
30.9
243
27.2
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
DROPOUT VOLTAGE
The TPS7A7200 maintains its output voltage regulation with a dropout voltage (VIN – VOUT) greater than 0.18 V
under the test conditions specified in the Electrical Characteristics. In most power distribution tree (system)
designs, the TPS7A7200 can be used with a 0.3-V difference in the common voltage rails (for example, from 3.3
VIN to 3.0 VOUT, from 1.8 VIN to 1.5 VOUT, or from 1.5 VIN to 1.2 VIN).
INPUT CAPACITOR REQUIREMENTS
As a result of its very fast transient response and low-dropout operation support, it is necessary to reduce the
line impedance at the input pin of the TPS7A7200. The line impedance depends heavily on various factors, such
as wire (PCB trace) resistance, wire inductance, and/or output impedance of the upstream voltage supply (power
supply to the TPS7A7200). Therefore, a specific value for the input capacitance cannot be recommended until
the previously listed factors are finalized.
In addition, simple usage of large input capacitance is known to form unwanted LC resonance in combination
with input wire inductance. For example, a 5-nH inductor and a 10-µF input capacitor form an LC filter that has a
resonance at 712 kHz. This value of 712 kHz is well inside the bandwidth of the TPS7A7200 control loop.
The best guideline is to use a capacitor of up to 1 µF with well-designed wire connections (PCB layout) to the
upstream supply. In case it is difficult to optimize the input line, use a large tantalum capacitor in combination
with a good-quality, low-ESR, 1-µF ceramic capacitor.
OUTPUT CAPACITOR REQUIREMENTS
The TPS7A7200 is designed to be stable with standard ceramic capacitors with capacitance values from 4.7 μF
to 47 μF. The TPS7A7200 is evaluated using an X5R-type, 10-μF ceramic capacitor. X5R- and X7R-type
capacitors are highly recommended because they have minimal variation in value and ESR over temperature.
Maximum ESR should be below 1.0 Ω.
As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude,
but increases duration of the transient response.
UNDERVOLTAGE LOCK-OUT (UVLO)
The TPS7A7200 uses an undervoltage lock-out circuit to keep the output shut off until the internal circuitry is
operating properly. The UVLO circuit has a deglitch feature that typically ignores undershoot of the input voltage
upon the event of device start-up. Still, a poor input line impedance may cause a severe input voltage drop when
the device powers on. As explained in the INPUT CAPACITOR REQUIREMENTS section, the input line
impedance should be well-designed.
SOFT-START
The TPS7A7200 has a SS pin that provides a soft-start (slow start) function.
By leaving the SS pin open, the TPS7A7200 performes a soft-start by its default setting.
As shown in Figure 1, by connecting a capacitor between the SS pin and the ground, the CSS capacitor forms an
RC pair together with the integrated 50-kΩ resistor. The RC pair operates as an RC-delay circuit for the soft-start
together with the internal 700-µs delay circuit.
The relationship between CSS and the soft-start time is shown in Figure 31 through Figure 33.
CURRENT LIMIT
The TPS7A7200 internal current limit circuitry protects the regulator during fault conditions. During a current limit
event, the output sources a fixed amount of current that is mostly independent of the output voltage. The current
limit function is provided as a fail-safe mechanism and is not intended to be used regularly. Do not design any
applications to use this current limit function as a part of expected normal operation. Extended periods of current
limit operation degrade device reliability.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
17
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
ENABLE AND SHUTDOWN THE DEVICE
The EN pin switches the enable and disable (shutdown) states of the TPS7A7200. A logic high input at the EN
pin enables the device; a logic low input disables the device. When disabled, the device consumption current is
reduced.
POWER GOOD
The TPS7A7200 has a power good function that works with the PG output pin. When the output voltage
undershoots the threshold voltage VIT(PG) during normal operation, the PG open-drain output turns from a highimpedance state to a low-impedance state. When the output voltage exceeds the VIT(PG) threshold by an amount
greater than the PG hysteresis, Vhys(PG), the PG open-drain output turns from a low-impedance state to highimpedance state. By connecting a pull-up resistor (usually between OUT and PG), any downstream device can
receive an active-high enable logic signal.
When setting the output voltage to less than 1.8 V and using a pull-up resistor between OUT and PG, depending
on the downstream device specifications, the downstream device may not accept the PG output as a valid highlevel logic voltage. In such cases, put a pull-up resistor between IN and PG, not between OUT and PG.
Figure 19 shows the open-drain output drive capability. The on-resistance of the open-drain transistor is
calculated using Figure 19, and is approximately 200 Ω. Any pull-up resistor greater than 10 kΩ works fine for
this purpose.
THERMAL INFORMATION
Thermal Protection
The thermal protection feature disables the output when the junction temperature rises to approximately +160°C,
allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is
enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection
circuit may cycle on and off. This thermal limit protects the device from damage as a result of overheating.
Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate
heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the
margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal
protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should
trigger at least +35°C above the maximum expected ambient condition of your particular application. This
configuration produces a worst-case junction temperature of +125°C at the highest expected ambient
temperature and worst-case load.
The internal protection circuitry of the TPS7A7200 has been designed to protect against overload conditions. It
was not intended to replace proper heatsinking. Continuously running the TPS7A7200 into thermal shutdown
degrades device reliability.
Power Dissipation
Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad
is critical to avoiding thermal shutdown and ensuring reliable operation.
Power dissipation of the device depends on input voltage and load conditions and can be calculated using
Equation 1:
P D + ǒVIN * VOUTǓ
I OUT
(1)
Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input
voltage necessary to achieve the required output voltage regulation.
On the QFN (RGW or RGT) package, the primary conduction path for heat is through the exposed pad to the
PCB. The pad can be connected to ground or be left floating; however, it should be attached to an appropriate
amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal
resistance depends on the maximum ambient temperature, maximum device junction temperature, and power
dissipation of the device and can be calculated using Equation 2:
RqJA =
18
+125°C - TA
PD
(2)
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
TPS7A7200-EP
www.ti.com
SBVS224A – JUNE 2013 – REVISED JUNE 2013
Knowing the maximum RθJA, the minimum amount of PCB copper area needed for appropriate heatsinking can
be estimated using Figure 41 .
120
θJA(RGW)
θJA(RGT)
100
θJA (°C/W)
80
60
40
20
0
0
1
2
3
4
5
6
7
Board Copper Area (inch2)
8
9
10
G800
Figure 41. θJA vs Board Size
shows the variation of θJA as a function of ground plane copper area in the board. It is intended only as a
guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate
actual thermal performance in real application environments.
NOTE: When the device is mounted on an application PCB, it is strongly recommended to use ΨJT and ΨJB, as
explained in the Estimating Junction Temperature section.
Estimating Junction Temperature
Using the thermal metrics ΨJT and ΨJB, as shown in the Thermal Information table, the junction temperature can
be estimated with corresponding formulas (given in Equation 3). For backwards compatibility, an older θJC,Top
parameter is listed as well.
YJT: TJ = TT + YJT · PD
YJB: TJ = TB + YJB · PD
Where:
PD is the power dissipation shown by Equation 2.
TT is the temperature at the center-top of the IC package.
TB is the PCB temperature measured 1mm away from the IC package on the PCB surface (see
Figure 42).
(3)
NOTE: Both TT and TB can be measured on actual application boards using a thermo-gun (an infrared
thermometer).
For more information about measuring TT and TB, see Application Report SBVA025, Using New Thermal Metrics,
available for download at www.ti.com.
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
19
TPS7A7200-EP
SBVS224A – JUNE 2013 – REVISED JUNE 2013
www.ti.com
TT on top of IC
TB on PCB
1mm
(a) Example RGW (QFN) Package Measurement
Figure 42. Measuring Points for TT and TB
By looking at Figure 43, the new thermal metrics (ΨJT and ΨJB) have very little dependency on board size. That
is, using ΨJT or ΨJB with Equation 3 is a good way to estimate TJ by simply measuring TT or TB, regardless of the
application board size.
25
ψJB(RGT)
ψJT and ψJB (°C/W)
20
15
ψJB(RGW)
10
5
0
ψJT(RGT)
0
1
2
ψJT(RGW)
3
4
5
6
7
Board Copper Area (inch2)
8
9
10
G801
Figure 43. ΨJT and ΨJB vs Board Size
For a more detailed discussion of why TI does not recommend using θJC(top) to determine thermal characteristics,
refer to Application Report SBVA025, Using New Thermal Metrics, available for download at www.ti.com. For
further information, refer to Application Report SPRA953, IC Package Thermal Metrics, also available on the TI
website.
20
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7200-EP
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
TPS7A7200QRGWREP
ACTIVE
VQFN
RGW
20
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
SJK
V62/13612-01XE
ACTIVE
VQFN
RGW
20
3000
RoHS & Green
NIPDAU
Level-2-260C-1 YEAR
-40 to 125
SJK
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
