0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TRS3222EIPWG4

TRS3222EIPWG4

  • 厂商:

    BURR-BROWN(德州仪器)

  • 封装:

    TSSOP20

  • 描述:

    IC TRANSCEIVER FULL 2/2 20TSSOP

  • 数据手册
  • 价格&库存
TRS3222EIPWG4 数据手册
TRS3222E SLLS793A – JUNE 2007 – REVISED AUGUST 2021 3-V to 5.5-V Multichannel RS-232 Line Driver and Receiver with ±15-kV ESD Protection The device meets the requirements of TIA/EIA-232F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at typical data signaling rates up to 500 kbit/s and a maximum of 30-V/μs driver output slew rate. 1 Features • • • • • • • • • ESD Protection for RS-232 bus pins – ±15-kV Human-body model (HBM) – ±8-kV IEC61000-4-2, Contact discharge – ±15-kV IEC61000-4-2, Air-gap discharge Meets or exceeds the requirements of TIA/ EIA-232-F and ITU v.28 standards Operates with 3-V to 5.5-V VCC supply Operates up to 500 kbit/s Two drivers and two receivers Low standby current . . . 1 μA Typ External capacitors . . . 4 × 0.1 μF Accepts 5-V logic input with 3.3-V supply Alternative high-speed pin-compatible device (1 Mbit/s) for TRS3222E The TRS3222E can be placed in the power-down mode by setting the power-down ( PWRDOWN) input low, which draws only 1 μA from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ( EN) high. 2 Applications • • • • • Industrial PCs Wired networking Data center and networking equipment Notebooks Hand-held equipment Device Information PART NUMBER TRS3222E 3 Description The TRS3222E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). DIN1 DIN2 PWRDOWN EN ROUT1 (1) PACKAGE(1) BODY SIZE (NOM) DB (SSOP) (20) 10.2 mm x 5.30 mm DW (SOIC) (20) 15.4 mm x 7.50 mm PW (TSSOP) (20) 7.80 mm v 4.40 mm For all available packages, see the orderable addendum at the end of the data sheet. 13 17 DOUT1 12 8 DOUT2 20 Powerdown 1 15 16 RIN1 5 kW ROUT2 10 9 RIN2 5 kW Pin numbers are for the DB, DW, and PW packages. Logic Diagram (Positive Logic) An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 Table of Contents 1 Features............................................................................1 2 Applications..................................................................... 1 3 Description.......................................................................1 4 Revision History.............................................................. 2 5 Pin Configuration and Functions...................................3 6 Specifications.................................................................. 4 6.1 Absolute Maximum Ratings........................................ 4 6.2 ESD Ratings............................................................... 4 6.3 ESD Ratings - IEC Specifications............................... 4 6.4 Recommended Operating Conditions.........................5 6.5 Thermal Information....................................................5 6.6 Electrical Characteristics.............................................5 6.7 Electrical Characteristics: Driver................................. 6 6.8 Switching Characteristics: Driver................................ 6 6.9 Electrical Characteristics: Receiver............................ 7 6.10 Switching Characteristics: Receiver..........................7 7 Parameter Measurement Information............................ 8 8 Detailed Description......................................................10 8.1 Functional Block Diagram......................................... 10 8.2 Device Functional Modes..........................................10 9 Application and Implementation.................................. 11 9.1 Application Information..............................................11 9.2 Typical Application.................................................... 11 10 Device and Documentation Support..........................12 10.1 Receiving Notification of Documentation Updates..12 10.2 Support Resources................................................. 12 10.3 Trademarks............................................................. 12 10.4 Electrostatic Discharge Caution..............................12 10.5 Glossary..................................................................12 11 Mechanical, Packaging, and Orderable Information.................................................................... 12 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision * (June 2007) to Revision A (August 2021) Page • Updated the list of Applications ......................................................................................................................... 1 • Deleted the Ordering Information table...............................................................................................................1 • Added the Device Information table, the Pin Configuration and Functions, the Detailed Description section, the Application and Implementation section. Removed RHL package from Device Information table and Pin configuration and functions table........................................................................................................................ 1 • Deleted the Package thermal impedance from the Absolute Maximum Ratings ...............................................4 • Added the ESD Ratings table............................................................................................................................. 4 • Added the Thermal Information table................................................................................................................. 5 • Changed the value of R θJA for PW package (previously in the Absolute Maximum Ratings table), and added additional thermal parameters for all packages in the Thermal Information table.............................................. 5 2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 5 Pin Configuration and Functions DB, DW, OR PW PACKAGE (TOP VIEW) EN C1+ V+ C1− C2+ C2− V− DOUT2 RIN2 ROUT2 1 20 2 19 3 18 4 17 5 16 6 7 15 14 8 13 9 12 10 11 PWRDOWN VCC GND DOUT1 RIN1 ROUT1 NC DIN1 DIN2 NC NC − No internal connection Table 5-1. Pin Functions PIN NAME NO. I/O DESCRIPTION C1+ 2 — Charge pump capacitor pin C1- 4 — Charge pump capacitor pin C2+ 5 — Charge pump capacitor pin C2- 6 — Charge pump capacitor pin DIN1 13 I Driver logic input DIN2 12 I Driver logic input DOUT1 17 O RS-232 driver output DOUT2 8 O RS-232 driver output EN 1 I Receiver enable, active low GND 18 — Ground 11,14 — No internal connection PWRDOWN 20 I Driver disable, active low RIN1 16 I RS-232 receiver input NC RIN2 9 I RS-232 receiver input ROUT1 15 O Receiver logic output ROUT2 10 O Receiver logic output VCC 19 — Power Supply V+ 3 — Charge pump capacitor pin V- 7 — Charge pump capacitor pin Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E 3 TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) Supply voltage range(2) VCC range(2) V+ Positive-output supply voltage V– Negative-output supply voltage range(2) V+ – V– Supply voltage Input voltage range VO Output voltage range TJ Operating virtual junction temperature Tstg Storage temperature range (2) MAX 6 V –0.3 7 V 0.3 –7 V 13 V difference(2) VI (1) MIN –0.3 Driver ( EN, PWRDOWN) –0.3 6 Receiver –25 25 –13.2 13.2 –0.3 VCC + 0.3 Driver Receiver –65 UNIT V V 150 °C 150 °C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to network GND. 6.2 ESD Ratings VALUE V (ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ ESDA/JEDEC JS-001(1) Charged device model (CDM), per ANSI/ ESDA/JEDEC JS-002(2) (1) (2) All pins except RIN1, RIN2, DOUT1 and DOUT2 pins ±3000 RIN1, RIN2, DOUT1 and DOUT2 pins to GND ±15000 All pins ±1500 UNIT V JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.3 ESD Ratings - IEC Specifications VALUE V (ESD) (1) 4 Electrostatic discharge IEC 61000-4-2 Contact Discharge(1) IEC 61000-4-2 Air-gap Discharge(1) RIN1, RIN2, DOUT1 and DOUT2 pins ±8,000 ±15,000 UNIT V For PW Package only, a minimum of 1-µF capacitor between VCC and GND is required to meet the specified IEC 61000-4-2 rating. Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 6.4 Recommended Operating Conditions See Figure 9-1 and (1) MIN NOM MAX UNIT VCC = 3.3 V VCC Supply voltage VIH Driver and control high-level input voltage DIN, EN, PWRDOWN VIL Driver and control low-level input voltage DIN, EN, PWRDOWN VI Driver and control input voltage DIN, EN, PWRDOWN VI Receiver input voltage TA (1) VCC = 5 V 3 3.3 3.6 4.5 5 5.5 VCC = 3.3 V 2 VCC = 5 V V 2.4 0.8 V 0 5.5 V –25 25 V 0 70 –40 85 TRS3222EC Operating free-air temperature V TRS3222EI °C Test conditions are C1–C4 = 0.1 μF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at VCC = 5 V ± 0.5 V. 6.5 Thermal Information TRS3222E THERMAL METRIC(1) DB (SSOP) DW (SOIC) PW (TSSOP) 20 Pins 20 Pins 20 Pins UNIT 70 58 94.1 °C/W R θJA Junction-to-ambient thermal resistance R θJC(top) Junction-to-case (top) thermal resistance 33.6 30.0 35.2 °C/W RθJB Junction-to-board thermal resistance 36.4 29.6 45.5 °C/W ψ JT Junction-to-top characterization parameter 4.8 7.7 3.1 °C/W ψ JB Junction-to-board characterization parameter 35.9 29.3 45.1 °C/W (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report. 6.6 Electrical Characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 9-1) PARAMETER II ICC (1) (2) TEST CONDITIONS(2) Input leakage current ( EN, PWRDOWN) Supply current No load, PWRDOWN at VCC Supply current (powered off) No load, PWRDOWN at GND MIN TYP(1) MAX ±0.01 ±1 μA 0.3 1 mA 1 10 μA UNIT All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C. Test conditions are C1–C4 = 0.1 μF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at VCC = 5 V ± 0.5 V. Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E 5 TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 6.7 Electrical Characteristics: Driver over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 9-1) TEST CONDITIONS(3) PARAMETER MIN TYP(1) MAX UNIT VOH High-level output voltage DOUT at RL = 3 kΩ to GND, DIN = GND 5 5.4 V VOL Low-level output voltage DOUT at RL = 3 kΩ to GND, DIN = VCC –5 –5.4 V IIH High-level input current VI = VCC ±0.01 ±1 μA IIL Low-level input current VI at GND ±0.01 ±1 μA IOS Short-circuit output current(2) ±35 ±60 mA ro Output resistance IOZ (1) (2) (3) Output leakage current VCC = 3.6 V VO = 0 V VCC = 5.5 V VCC, V+, and V– = 0 V, VO = ±2 V PWRDOWN = GND 300 10M Ω VCC = 3 V to 3.6 V, VO = ±12 V ±25 VCC = 4.5 V to 5.5 V, VO = ±10 V ±25 μA All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time. Test conditions are C1–C4 = 0.1 μF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at VCC = 5 V ± 0.5 V. 6.8 Switching Characteristics: Driver over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 9-1) TEST CONDITIONS(3) PARAMETER Maximum data rate CL = 1000 pF, One DOUT switching, RL = 3 kΩ, See Figure 7-1 tsk(p) Pulse skew(2) CL = 150 pF to 2500 pF, See Figure 7-2 RL = 3 kΩ to 7 kΩ, SR(tr) Slew rate, transition region (see Figure 7-1) RL = 3 kΩ to 7 kΩ, VCC = 3.3 V (1) (2) (3) 6 MIN TYP(1) 250 500 kbit/s 300 ns MAX CL = 150 pF to 1000 pF 6 30 CL = 150 pF to 2500 pF 4 30 UNIT V/μs All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C. Pulse skew is defined as |tPLH – tPHL| of each channel of the same device. Test conditions are C1–C4 = 0.1 μF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at VCC = 5 V ± 0.5 V. Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 6.9 Electrical Characteristics: Receiver over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 9-1) TEST CONDITIONS(2) PARAMETER VOH High-level output voltage IOH = –1 mA VOL Low-level output voltage IOL = 1.6 mA VIT+ Positive-going input threshold voltage VIT– Negative-going input threshold voltage Vhys Input hysteresis (VIT+ – VIT–) IOZ Output leakage current EN = 1 rI Input resistance VI = ±3 V to ±25 V (1) (2) MIN TYP(1) VCC – 0.6 VCC – 0.1 MAX V 0.4 VCC = 3.3 V 1.5 2.4 VCC = 5 V 1.8 2.4 VCC = 3.3 V 0.6 1.2 VCC = 5 V 0.8 1.5 UNIT V V V 0.3 V ±0.05 ±10 μA 5 7 kΩ 3 All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C. Test conditions are C1–C4 = 0.1 μF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at VCC = 5 V ± 0.5 V. 6.10 Switching Characteristics: Receiver over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) TEST CONDITIONS(3) PARAMETER TYP(1) UNIT tPLH Propagation delay time, low- to high-level output CL = 150 pF, See Figure 7-3 300 ns tPHL Propagation delay time, high- to low-level output CL = 150 pF, See Figure 7-3 300 ns ten Output enable time CL = 150 pF, RL = 3 kΩ, See Figure 7-4 200 ns tdis Output disable time CL = 150 pF, RL = 3 kΩ, See Figure 7-4 200 ns See Figure 7-3 300 ns tsk(p) (1) (2) (3) Pulse skew(2) All typical values are at VCC = 3.3 V or VCC = 5 V, and TA = 25°C. Pulse skew is defined as |tPLH – tPHL| of each channel of the same device. Test conditions are C1–C4 = 0.1 μF at VCC = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at VCC = 5 V ± 0.5 V. Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E 7 TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 7 Parameter Measurement Information 3V Input Generator (see Note B) 1.5 V RS-232 Output 50 Ω RL 1.5 V 0V CL (see Note A) tTHL 3V PWRDOWN tTLH VOH 3V 3V Output −3 V −3 V VOL TEST CIRCUIT VOLTAGE WAVEFORMS SR(tr) + A. B. t THL 6V or t TLH CL includes probe and jig capacitance. The pulse generator has the following characteristics: PRR = 250 kbit/s, ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns. Figure 7-1. Driver Slew Rate 3V Generator (see Note B) RS-232 Output 50 Ω RL Input 0V CL (see Note A) tPLH tPHL VOH 3V PWRDOWN 50% 50% Output VOL TEST CIRCUIT A. B. 1.5 V 1.5 V VOLTAGE WAVEFORMS CL includes probe and jig capacitance. The pulse generator has the following characteristics: PRR = 250 kbit/s, ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns. Figure 7-2. Driver Pulse Skew EN 0V 3V Input 1.5 V 1.5 V −3 V Output Generator (see Note B) 50 Ω tPHL CL (see Note A) tPLH VOH 50% Output 50% VOL TEST CIRCUIT A. B. VOLTAGE WAVEFORMS CL includes probe and jig capacitance. The pulse generator has the following characteristics: ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns. Figure 7-3. Receiver Propagation Delay Times 8 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 VCC GND S1 3V Input 1.5 V RL 3 V or 0 V 0V tPZH (S1 at GND) tPHZ Output CL (see Note A) EN S1 at GND) VOH Output 50% 0.3 V Generator (see Note B) 1.5 V 50 Ω tPLZ (S1 at VCC) 0.3 V Output 50% VOL tPZL (S1 at VCC) TEST CIRCUIT VOLTAGE WAVEFORMS A. B. CL includes probe and jig capacitance. The pulse generator has the following characteristics: ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns. Figure 7-4. Receiver Enable and Disable Times Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E 9 TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 8 Detailed Description 8.1 Functional Block Diagram 13 DIN1 17 DOUT1 12 DIN2 8 DOUT2 20 PWRDOWN Powerdown 1 EN 15 ROUT1 16 RIN1 5 kW 10 ROUT2 9 RIN2 5 kW Pin numbers are for the DB, DW, and PW packages. Figure 8-1. Logic Diagram (Positive Logic) 8.2 Device Functional Modes Table 8-1. Function Table: Each Driver INPUTS(1) DIN (1) OUTPUT DOUT PWRDOWN X L Z L H H H H L H = high level, L = low level, X = irrelevant, Z = high impedance Table 8-2. Function Table: Each Receiver INPUTS(1) RIN (1) 10 OUTPUT ROUT EN L L H L H L X H Z Open L H H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 9 Application and Implementation Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality. 9.1 Application Information 9.2 Typical Application 1 EN 2 + C1 − 3 C3† + 20 Powerdown VCC C1+ V+ GND 19 18 17 C1− 16 5 C2+ − 6 7 DOUT2 RIN2 − 15 C2− 14 V− RIN1 ROUT1 NC + 13 8 9 12 5 kW ROUT2 DOUT1 5 kW + C4 + C BYPASS − = 0.1 µF − 4 C2 PWRDOWN 11 10 DIN1 DIN2 NC † C3 can be connected to V CC or GND. NOTES: A. Resistor values shown are nominal. B. NC − No internal connection C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown. VCC vs CAPACITOR VALUES VCC 3.3 V " 0.3 V C1 0.1 µF C2, C3, and C4 0.1 µF 5 V " 0.5 V 0.047 µF 0.33 µF 3 V to 5.5 V 0.1 µF 0.47 µF Figure 9-1. Typical Operating Circuit and Capacitor Values Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E 11 TRS3222E www.ti.com SLLS793A – JUNE 2007 – REVISED AUGUST 2021 10 Device and Documentation Support TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below. 10.1 Receiving Notification of Documentation Updates To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. 10.2 Support Resources TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need. Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. 10.3 Trademarks TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners. 10.4 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. 10.5 Glossary TI Glossary This glossary lists and explains terms, acronyms, and definitions. 11 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. 12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TRS3222E PACKAGE OPTION ADDENDUM www.ti.com 14-Oct-2022 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) Samples (4/5) (6) TRS3222ECDB ACTIVE SSOP DB 20 70 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 RS22EC Samples TRS3222ECDBR ACTIVE SSOP DB 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 RS22EC Samples TRS3222ECDW ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TRS3222EC Samples TRS3222ECPW ACTIVE TSSOP PW 20 70 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 RS22EC Samples TRS3222EIDB ACTIVE SSOP DB 20 70 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 RS22EI Samples TRS3222EIDBR ACTIVE SSOP DB 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 RS22EI Samples TRS3222EIPWR ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 RS22EI Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
TRS3222EIPWG4 价格&库存

很抱歉,暂时无法提供与“TRS3222EIPWG4”相匹配的价格&库存,您可以联系我们找货

免费人工找货